AR# 66788 Design Advisory for MIG 7 Series DDR3 - DQS_BIAS is not properly enabled for HR banks

转载 2017年01月03日 11:03:58

Description

This Design Advisory is being released as a notification of calibration failures that have been seen within MIG 7 Series DDR3 designs meeting ALL of the following criteria:

  • Memory interface in a High Range (HR) I/O bank
  • Memory interface frequency of 400Mhz and higher
  • Memory interface IP version 2.3 or later
  • Vivado version prior to 2016.1

MIG 7 series DDR3 designs NOT meeting all of the above criteria are unaffected by this Design Advisory.

A device model issue has been found for DDR3 HR bank designs starting with MIG v2.3 released with Vivado 2014.4. 

The model issue results in internal I/O termination not being enabled on DQS differential I/O pairs. This can result in the DQS preamble being improperly detected during DQSFOUND calibration, resulting in calibration failures during OCLKDELAYED and MPR Read Leveling calibration phases.

This incorrect preamble detection can only occur during calibration. Therefore, if a design passes calibration, the problem will not appear later during operation.

 

Xilinx recommends that all affected customers apply the fix. Not applying the patch might lead to intermittent calibration failures.

For products already deployed in the field, the update is recommended but not required. For production designs with new shipments and all new designs, the update is recommended.

Solution

This Design Advisory includes a Vivado patch that updates the DQS HR I/O model.

The AR66788_vivado_201x_x_preliminary_rev2.txt file delivered with the patch includes the steps for patch installation. This issue is fixed in Vivado 2016.1 and a patch will no longer be required.

Please note, after applying the software patch, only Generate Bitstream needs to be re-run. The design does not need to be re-synthesized or re-implemented.

Note: An earlier patch, AR66788_vivado_201x_x_preliminary_rev1.zip, is only applicable for bitstream generation, hence it must be replaced with AR66788_vivado_201x_x_preliminary_rev2.zip provided below so that the patch can be used through the entire design process (Synthesis, Link, Optimize, Place, Route and Generate Bitstream).

An earlier patch, AR66788_vivado_201x_x_preliminary_rev1.zip, must be replaced with AR66788_vivado_201x_x_preliminary_rev2.zip provided below.

相关文章推荐

Node.js使用MongoDB3.4+Access control is not enabled for the database解决方案

今天使用MongoDB时遇到了一些问题出现这个警告的原因是新版本的MongDB为了让我们创建一个安全的数据库 必须要进行验证解决方案如下:创建管理员use admin db.createUser( ...

file is universal (3 slices) but does not contain a(n) armv7s slice error for static libraries on iO

http://stackoverflow.com/questions/12402092/file-is-universal-3-slices-but-does-not-contain-an-armv7...

Bias_Circuits_for_RF_Devices

  • 2015年01月30日 21:51
  • 588KB
  • 下载

QT 5.7 for iOS Xcode 8 Project ERROR: Xcode not set up properly. You may need to confirm the license

手机升级到了ios10,然后想着懒得折腾直接升级到xcode 8好直接真机调试,嗯,想法是对的,然后xcode 8上也可以直接在ios 10上调试了。 但是当换到Qt creator 4.0.1 / ...
  • Enter_
  • Enter_
  • 2016年10月16日 10:49
  • 3166

Xilinx Kintex7 kc705 MIG DDR3

  • 2013年12月15日 20:55
  • 18.72MB
  • 下载

webbrowser is enabled only for out-of。。。。

来源:http://www.dotblogs.com.tw/lolota/archive/2010/03/19/14116.aspx 如果要在Silverlight中內嵌網頁,要怎麼處理呢? 在 ...
  • wem520
  • wem520
  • 2011年09月14日 15:14
  • 443
内容举报
返回顶部
收藏助手
不良信息举报
您举报文章:AR# 66788 Design Advisory for MIG 7 Series DDR3 - DQS_BIAS is not properly enabled for HR banks
举报原因:
原因补充:

(最多只允许输入30个字)