<![CDATA[STATEABC的博客]]>https://blog.csdn.net/STATEABCzh-cnhttps://blog.csdn.net/<![CDATA[V-Series Avalon-MM DMA Interface for PCIE IP核]]>https://blog.csdn.net/STATEABC/article/details/138723699https://blog.csdn.net/STATEABC/article/details/138723699STATEABCWed, 26 Jun 2024 23:20:03 +0800<![CDATA[DMA/SGDMA Controller IP Core学习]]>https://blog.csdn.net/STATEABC/article/details/138493862https://blog.csdn.net/STATEABC/article/details/138493862STATEABCTue, 21 May 2024 22:45:01 +0800<![CDATA[DMA原理、传输过程及传输方式]]>https://blog.csdn.net/STATEABC/article/details/138183791https://blog.csdn.net/STATEABC/article/details/138183791STATEABCSun, 12 May 2024 17:31:27 +0800<![CDATA[Tcl学习笔记(四)——流程控制、过程、命名空间、访问文件]]>https://blog.csdn.net/STATEABC/article/details/136903691https://blog.csdn.net/STATEABC/article/details/136903691STATEABCWed, 08 May 2024 09:03:17 +0800<![CDATA[Tcl学习笔记(三)——列表、数组、字典]]>https://blog.csdn.net/STATEABC/article/details/137272982https://blog.csdn.net/STATEABC/article/details/137272982STATEABCFri, 19 Apr 2024 23:06:55 +0800<![CDATA[Tcl学习笔记(二)——表达式、字符串]]>https://blog.csdn.net/STATEABC/article/details/136206672https://blog.csdn.net/STATEABC/article/details/136206672STATEABCSat, 06 Apr 2024 19:12:24 +0800<![CDATA[Tcl学习笔记(一)——环境搭建及基本语法]]>https://blog.csdn.net/STATEABC/article/details/135081635https://blog.csdn.net/STATEABC/article/details/135081635STATEABCTue, 19 Mar 2024 21:05:51 +0800<![CDATA[FPGA时序分析与时序约束(五)——使用Timing Analyzer进行时序分析与约束]]>https://blog.csdn.net/STATEABC/article/details/135056320https://blog.csdn.net/STATEABC/article/details/135056320STATEABCSun, 21 Jan 2024 21:38:09 +0800<![CDATA[FPGA时序分析与时序约束(四)——时序例外约束]]>https://blog.csdn.net/STATEABC/article/details/134995009https://blog.csdn.net/STATEABC/article/details/134995009STATEABCSun, 14 Jan 2024 20:36:15 +0800<![CDATA[FPGA时序分析与时序约束(三)——I/O接口约束]]>https://blog.csdn.net/STATEABC/article/details/134992497https://blog.csdn.net/STATEABC/article/details/134992497STATEABCSun, 07 Jan 2024 20:00:18 +0800<![CDATA[浅谈Verilog代码的执行顺序]]>https://blog.csdn.net/STATEABC/article/details/134855459https://blog.csdn.net/STATEABC/article/details/134855459STATEABCMon, 01 Jan 2024 17:21:51 +0800<![CDATA[FPGA时序分析与时序约束(二)——时钟约束]]>https://blog.csdn.net/STATEABC/article/details/134740360https://blog.csdn.net/STATEABC/article/details/134740360STATEABCMon, 18 Dec 2023 20:15:00 +0800<![CDATA[FPGA实现电机位置环、速度环双闭环PID控制]]>https://blog.csdn.net/STATEABC/article/details/134425166https://blog.csdn.net/STATEABC/article/details/134425166STATEABCTue, 05 Dec 2023 09:01:25 +0800<![CDATA[FPGA时序分析与时序约束(一)——基础知识]]>https://blog.csdn.net/STATEABC/article/details/134642336https://blog.csdn.net/STATEABC/article/details/134642336STATEABCFri, 01 Dec 2023 17:16:19 +0800<![CDATA[FPGA实现Avalon-MM接口通信]]>https://blog.csdn.net/STATEABC/article/details/134050656https://blog.csdn.net/STATEABC/article/details/134050656STATEABCThu, 16 Nov 2023 10:27:07 +0800<![CDATA[以太网UDP数据回环实验]]>https://blog.csdn.net/STATEABC/article/details/132172695https://blog.csdn.net/STATEABC/article/details/132172695STATEABCMon, 16 Oct 2023 09:59:11 +0800<![CDATA[以太网ARP测试实验]]>https://blog.csdn.net/STATEABC/article/details/132159648https://blog.csdn.net/STATEABC/article/details/132159648STATEABCWed, 20 Sep 2023 10:31:52 +0800<![CDATA[Quartus Ⅱ中遇到的问题]]>https://blog.csdn.net/STATEABC/article/details/132699228https://blog.csdn.net/STATEABC/article/details/132699228STATEABCMon, 11 Sep 2023 15:19:43 +0800<![CDATA[FPGA实现电机转速PID控制]]>https://blog.csdn.net/STATEABC/article/details/132665803https://blog.csdn.net/STATEABC/article/details/132665803STATEABCMon, 04 Sep 2023 11:30:41 +0800<![CDATA[SOPC之NIOS Ⅱ实现电机转速PID控制(调用中断函数)]]>https://blog.csdn.net/STATEABC/article/details/132457834https://blog.csdn.net/STATEABC/article/details/132457834STATEABCThu, 24 Aug 2023 17:58:20 +0800