【教程4>第2章>第11节】DQPSK解调系统的FPGA开发与matlab对比验证

  • 22
    点赞
  • 0
    收藏
    觉得还不错? 一键收藏
  • 打赏
    打赏
  • 0
    评论
A modem method known as p/4 offset, differentially encoded quadrature phase shift keying (p/4-DQPSK) has been adopted for the United States and Japanese digital cellular time division multiple access (TDMA) systems and Personal Communications Systems (PCS). The rationale for such a choice is the high bit rate-bandwidth ratio and its applicability to noncoherent detection. Most current systems are implemented with analog hardware. In the p/4-DQPSK modem described in this thesis, DSP solutions are employed to process not only the baseband signal but also the intermediate frequency (IF) signal. The DSP technologies used in this modem include (1) Digital Complex Sampling, (2) Polyphase Filters, (3) Canonic Signed Digit Multipliers for FIR Filter, (4) Non-Data- Aided Timing Parameter Estimation, (5) Multirate Signal Processing. With these DSP solutions, various problems in analog and baseband DSP approaches, such as dc offset voltages, dc voltage drifts, analog filter phase distortions, quadrature phase and gain imbalance, and amplifier and mixer nonlinearities, are eliminated and very precise and controllable performance can be achieved without sophisticated compensation techniques. Other advantages of the DSP solutions include the ability to easily program the hardware to accommodate different data rates, modulation formats and filter specifications. The DSP solution is also an efficient method to minimize power consumption, size and cost of the systems. The mathematical model, simulation results, hardware designs in Very High Speed Integrated Circuit Hardware Description Language (VHDL), and testing results are presented in this thesis. The DSP-based p/4-DQPSK modem is designed and implemented on two Altera FLEX10K70 chips. The chip size is 4,428 logical cells (approximately 82k gates). The maximum bit rate is 5Mbit/sec. For an additive white Gaussian noise channel, the results of a bit error rate (BER) measurement indicate that the BER performance of the modem degrades about 1.5 dB from theory when 17th-order square root raised cosine matched iv filters are used. The performance degradation due to a carrier frequency offset is also investigated in terms of the BER.

“相关推荐”对你有帮助么?

  • 非常没帮助
  • 没帮助
  • 一般
  • 有帮助
  • 非常有帮助
提交
评论
添加红包

请填写红包祝福语或标题

红包个数最小为10个

红包金额最低5元

当前余额3.43前往充值 >
需支付:10.00
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包

打赏作者

fpga和matlab

你的鼓励将是我创作的最大动力

¥1 ¥2 ¥4 ¥6 ¥10 ¥20
扫码支付:¥1
获取中
扫码支付

您的余额不足,请更换扫码支付或充值

打赏作者

实付
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明:

1.余额是钱包充值的虚拟货币,按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载,可以购买VIP、付费专栏及课程。

余额充值