ESL综合之C-to-Verilog 免费工具(新手必看 )

C-to-Verilog is a free on-line C to Verilog compiler. You can copy-and-paste your existing C code and our on-line compiler will synthesize it into optimized verilog.

For additional information on how to use our website to create the best FPGA designs, watch the screencast below.

 

C-to-Verilog provides a free on-line service which allows users to compile their existing C code into optimized Verilog code. This code can be synthesized into an FPGA or ASIC.

Automating hardware designs can reduce verification time and cost. Our tools enable the development of embedded system-on-chip and integrate with design tools such as Xilinx EDK. We provide this service to demonstrate our technology. We believe that we outperform other competitors. The implementation of the synthesis system is described in the research page.

 

 

 

请访问以下链接!(如果访问不了请翻墙{:4_203:} )

 

http://www.c-to-verilog.com/online.html


  • 0
    点赞
  • 2
    收藏
    觉得还不错? 一键收藏
  • 0
    评论

“相关推荐”对你有帮助么?

  • 非常没帮助
  • 没帮助
  • 一般
  • 有帮助
  • 非常有帮助
提交
评论
添加红包

请填写红包祝福语或标题

红包个数最小为10个

红包金额最低5元

当前余额3.43前往充值 >
需支付:10.00
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包
实付
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明:

1.余额是钱包充值的虚拟货币,按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载,可以购买VIP、付费专栏及课程。

余额充值