fyf_codewold的博客

原创 Verilog——秒计数器，0-9循环

//2022-04-18,fyf_codeworld//秒计数器，0-9循环;`timescale 1ns/10psmodule s_counter ( clk, res, s_num);input clk;input res;output[3:0] s_num;parameter frequency_clk=24;//24MHz;reg[24:0] con_t;//秒脉冲分频计数器；reg s_pulse;//秒脉冲尖；reg[3:0] s_num;.