am335x mux配置

最新推荐文章于 2021-12-19 18:51:20 发布
最新推荐文章于 2021-12-19 18:51:20 发布
阅读量762 收藏
点赞数
分类专栏： # AM335x
原文链接：https://www.cnblogs.com/helloworldtoyou/p/5449553.html
版权
复制代码 
/****************************************************************
 *                  am335x mux配置
 *
 *    am335x的引脚复寄存器是CONTROL_MODULE Register(芯片手册Chapter 9)
 *    本文主要分析板级文件中如何实现复用。
 *
 *  参考链接：
 *        http://blog.chinaunix.net/uid-29745891-id-4348350.html
 *
 *                                Tony Liu, 2016-4-30, Shenzhen
 *****************************************************************/

MACHINE_START(AM335XEVM, “am335xevm”)
/ Maintainer: Texas Instruments /
.atag_offset = 0x100,
.map_io = am335x_evm_map_io,
.init_early = am33xx_init_early,
.init_irq = ti81xx_init_irq,
.handle_irq = omap3_intc_handle_irq,
.timer = &omap3_am33xx_timer,
.init_machine = am335x_evm_init, ------+
MACHINE_END |
|
static void __init am335x_evm_init(void) <----+
{
am33xx_cpuidle_init();
am33xx_mux_init(board_mux); ---------------------------+
omap_serial_init(); |
am335x_evm_i2c_init(); |
omap_sdrc_init(NULL, NULL); |
usb_musb_init(&musb_board_data); |
|
omap_board_config = am335x_evm_config; |
omap_board_config_size = ARRAY_SIZE(am335x_evm_config); |
… |
} |
|
static struct omap_board_mux board_mux[] _initdata = { |
AM33XX_MUX(XDMA_EVENT_INTR0, OMAP_MUX_MODE3 | AM33XX_PIN_OUTPUT), |
AM33XX_MUX(I2C0_SDA, OMAP_MUX_MODE0 | AM33XX_SLEWCTRL_SLOW | |
AM33XX_INPUT_EN | AM33XX_PIN_OUTPUT), |
AM33XX_MUX(I2C0_SCL, OMAP_MUX_MODE0 | AM33XX_SLEWCTRL_SLOW | |
AM33XX_INPUT_EN | AM33XX_PIN_OUTPUT), |
{ .reg_offset = OMAP_MUX_TERMINATOR }, |
}; |
|
#define AM33XX_MUX(mode0, mux_value) \ |
{ \ |
.reg_offset = (AM33XX_CONTROL_PADCONF##mode0##_OFFSET), \ |
.value = (((mux_value) & AM33XX_INPUT_EN) ? (mux_value)\ |
: ((mux_value) | AM33XX_PULL_DISA)), \ |
} |
以I2C为例,对上面的宏进行展开 |
AM33XX_MUX(I2C0_SDA, OMAP_MUX_MODE0 | AM33XX_SLEWCTRL_SLOW | |
AM33XX_INPUT_EN | AM33XX_PIN_OUTPUT), |
{ |
.reg_offset = AM33XX_CONTROL_PADCONF_I2C0_SDA_OFFSET, |
.value = I2C0_SDA, OMAP_MUX_MODE0 | AM33XX_SLEWCTRL_SLOW | |
AM33XX_INPUT_EN | AM33XX_PIN_OUTPUT, |
} |
|
// I2C0_SDA在CONTROL_MODULE的地址 |
#define AM33XX_CONTROL_PADCONF_I2C0_SDA_OFFSET 0x0988 |
// arch/arm/mach-omap2/mux33xx.c |
int __init am33xx_mux_init(struct omap_board_mux *board_subset) <—+
{
return omap_mux_init(“core”, 0, AM33XX_CONTROL_PADCONF_MUX_PBASE, --+
AM33XX_CONTROL_PADCONF_MUX_SIZE, am33xx_muxmodes, |
NULL, board_subset, NULL); |
} |
//CONTROL_MODULE寄存器地址 |
#define AM33XX_CONTROL_PADCONF_MUX_PBASE 0x44E10000LU |
|
int __init omap_mux_init(const char *name, u32 flags, <------+
u32 mux_pbase, u32 mux_size,
struct omap_mux *superset,
struct omap_mux *package_subset,
struct omap_board_mux *board_mux,
struct omap_ball *package_balls)
{
struct omap_mux_partition *partition;

partition </span>= kzalloc(<span style="color: #0000ff;">sizeof</span>(<span style="color: #0000ff;">struct</span><span style="color: #000000;"> omap_mux_partition), GFP_KERNEL);
</span><span style="color: #0000ff;">if</span> (!<span style="color: #000000;">partition)
    </span><span style="color: #0000ff;">return</span> -<span style="color: #000000;">ENOMEM;

partition</span>-&gt;name =<span style="color: #000000;"> name;
partition</span>-&gt;flags =<span style="color: #000000;"> flags;
partition</span>-&gt;size =<span style="color: #000000;"> mux_size;
partition</span>-&gt;phys =<span style="color: #000000;"> mux_pbase;
partition</span>-&gt;<span style="color: #0000ff;">base</span> =<span style="color: #000000;"> ioremap(mux_pbase, mux_size);
</span><span style="color: #0000ff;">if</span> (!partition-&gt;<span style="color: #0000ff;">base</span><span style="color: #000000;">) {
    pr_err(</span><span style="color: #800000;">"</span><span style="color: #800000;">%s: Could not ioremap mux partition at 0x%08x\n</span><span style="color: #800000;">"</span><span style="color: #000000;">,
        __func__, partition</span>-&gt;<span style="color: #000000;">phys);
    kfree(partition);
    </span><span style="color: #0000ff;">return</span> -<span style="color: #000000;">ENODEV;
}

INIT_LIST_HEAD(</span>&amp;partition-&gt;<span style="color: #000000;">muxmodes);

list_add_tail(</span>&amp;partition-&gt;node, &amp;<span style="color: #000000;">mux_partitions);
mux_partitions_cnt</span>++<span style="color: #000000;">;
pr_info(</span><span style="color: #800000;">"</span><span style="color: #800000;">%s: Add partition: #%d: %s, flags: %x\n</span><span style="color: #800000;">"</span><span style="color: #000000;">, __func__,
    mux_partitions_cnt, partition</span>-&gt;name, partition-&gt;<span style="color: #000000;">flags);

omap_mux_init_package(superset, package_subset, package_balls);
omap_mux_init_list(partition, superset);
omap_mux_init_signals(partition, board_mux);

</span><span style="color: #0000ff;">return</span> <span style="color: #800080;">0</span><span style="color: #000000;">;

}
// arch/arm/mach-omap2/mux33xx.c
/* 每个引脚最多右8中功能，都写在下面的结构体数组中

  • 所有引脚复用配置都会和这个结构体数组进行比对
  • 可以参考我上一篇文章am335x gpio中，关于配置引脚作为GPIO的部分
    */
    #define AM33XX_MUXENTRY(M0, g, m0, m1, m2, m3, m4, m5, m6, m7) <span style=“color: #000000;”>
    {
    .reg_offset = (AM33XX_CONTROL_PADCONF    ##M0##_OFFSET),
    .gpio = (g),
    .muxnames = { m0, m1, m2, m3, m4, m5, m6, m7 },
    }

static struct omap_mux am33xx_muxmodes[] = {
_AM33XX_MUXENTRY(GPMC_AD0, 0,
“gpmc_ad0”, “mmc1_dat0”, NULL, NULL,
NULL, NULL, NULL, “gpio1_0”),
_AM33XX_MUXENTRY(GPMC_AD1, 0,
“gpmc_ad1”, “mmc1_dat1”, NULL, NULL,
NULL, NULL, NULL, “gpio1_1”),
_AM33XX_MUXENTRY(GPMC_AD2, 0,
“gpmc_ad2”, “mmc1_dat2”, NULL, NULL,
NULL, NULL, NULL, “gpio1_2”),
_AM33XX_MUXENTRY(GPMC_AD3, 0,
“gpmc_ad3”, “mmc1_dat3”, NULL, NULL,
NULL, NULL, NULL, “gpio1_3”),
_AM33XX_MUXENTRY(GPMC_AD4, 0,
“gpmc_ad4”, “mmc1_dat4”, NULL, NULL,
NULL, NULL, NULL, “gpio1_4”),
_AM33XX_MUXENTRY(GPMC_AD5, 0,
“gpmc_ad5”, “mmc1_dat5”, NULL, NULL,
NULL, NULL, NULL, “gpio1_5”),
_AM33XX_MUXENTRY(GPMC_AD6, 0,
“gpmc_ad6”, “mmc1_dat6”, NULL, NULL,
NULL, NULL, NULL, “gpio1_6”),
_AM33XX_MUXENTRY(GPMC_AD7, 0,
“gpmc_ad7”, “mmc1_dat7”, NULL, NULL,
NULL, NULL, NULL, “gpio1_7”),
_AM33XX_MUXENTRY(GPMC_AD8, 0,
“gpmc_ad8”, “lcd_data23”, “mmc1_dat0”, “mmc2_dat4”,
NULL, NULL, NULL, “gpio0_22”),
_AM33XX_MUXENTRY(GPMC_AD9, 0,
“gpmc_ad9”, “lcd_data22”, “mmc1_dat1”, “mmc2_dat5”,
“ehrpwm2B”, NULL, NULL, “gpio0_23”),
_AM33XX_MUXENTRY(GPMC_AD10, 0,
“gpmc_ad10”, “lcd_data21”, “mmc1_dat2”, “mmc2_dat6”,
NULL, NULL, NULL, “gpio0_26”),
_AM33XX_MUXENTRY(GPMC_AD11, 0,
“gpmc_ad11”, “lcd_data20”, “mmc1_dat3”, “mmc2_dat7”,
NULL, NULL, NULL, “gpio0_27”),
_AM33XX_MUXENTRY(GPMC_AD12, 0,
“gpmc_ad12”, “lcd_data19”, “mmc1_dat4”, “mmc2_dat0”,
NULL, NULL, NULL, “gpio1_12”),
_AM33XX_MUXENTRY(GPMC_AD13, 0,
“gpmc_ad13”, “lcd_data18”, “mmc1_dat5”, “mmc2_dat1”,
NULL, NULL, NULL, “gpio1_13”),
_AM33XX_MUXENTRY(GPMC_AD14, 0,
“gpmc_ad14”, “lcd_data17”, “mmc1_dat6”, “mmc2_dat2”,
NULL, NULL, NULL, “gpio1_14”),
_AM33XX_MUXENTRY(GPMC_AD15, 0,
“gpmc_ad15”, “lcd_data16”, “mmc1_dat7”, “mmc2_dat3”,
NULL, NULL, NULL, “gpio1_15”),
_AM33XX_MUXENTRY(GPMC_A0, 0,
“gpmc_a0”, “mii2_txen”, “rgmii2_tctl”, “rmii2_txen”,
NULL, NULL, NULL, “gpio1_16”),
_AM33XX_MUXENTRY(GPMC_A1, 0,
“gpmc_a1”, “mii2_rxdv”, “rgmii2_rctl”, “mmc2_dat0”,
NULL, NULL, NULL, “gpio1_17”),
_AM33XX_MUXENTRY(GPMC_A2, 0,
“gpmc_a2”, “mii2_txd3”, “rgmii2_td3”, “mmc2_dat1”,
NULL, NULL, “ehrpwm1A”, “gpio1_18”),
_AM33XX_MUXENTRY(GPMC_A3, 0,
“gpmc_a3”, “mii2_txd2”, “rgmii2_td2”, “mmc2_dat2”,
NULL, NULL, NULL, “gpio1_19”),
_AM33XX_MUXENTRY(GPMC_A4, 0,
“gpmc_a4”, “mii2_txd1”, “rgmii2_td1”, “rmii2_txd1”,
“gpmc_a20”, NULL, NULL, “gpio1_20”),
_AM33XX_MUXENTRY(GPMC_A5, 0,
“gpmc_a5”, “mii2_txd0”, “rgmii2_td0”, “rmii2_txd0”,
“gpmc_a21”, NULL, NULL, “gpio1_21”),
_AM33XX_MUXENTRY(GPMC_A6, 0,
“gpmc_a6”, “mii2_txclk”, “rgmii2_tclk”, “mmc2_dat4”,
“gpmc_a22”, NULL, NULL, “gpio1_22”),
_AM33XX_MUXENTRY(GPMC_A7, 0,
“gpmc_a7”, “mii2_rxclk”, “rgmii2_rclk”, “mmc2_dat5”,
NULL, NULL, NULL, “gpio1_23”),
_AM33XX_MUXENTRY(GPMC_A8, 0,
“gpmc_a8”, “mii2_rxd3”, “rgmii2_rd3”, “mmc2_dat6”,
NULL, NULL, “mcasp0_aclkx”, “gpio1_24”),
_AM33XX_MUXENTRY(GPMC_A9, 0,
“gpmc_a9”, “mii2_rxd2”, “rgmii2_rd2”, “mmc2_dat7”,
NULL, NULL, “mcasp0_fsx”, “gpio1_25”),
_AM33XX_MUXENTRY(GPMC_A10, 0,
“gpmc_a10”, “mii2_rxd1”, “rgmii2_rd1”, “rmii2_rxd1”,
NULL, NULL, “mcasp0_axr0”, “gpio1_26”),
_AM33XX_MUXENTRY(GPMC_A11, 0,
“gpmc_a11”, “mii2_rxd0”, “rgmii2_rd0”, “rmii2_rxd0”,
NULL, NULL, “mcasp0_axr1”, “gpio1_27”),
_AM33XX_MUXENTRY(GPMC_WAIT0, 0,
“gpmc_wait0”, “mii2_crs”, NULL, “rmii2_crs_dv”,
“mmc1_sdcd”, NULL, NULL, “gpio0_30”),
_AM33XX_MUXENTRY(GPMC_WPN, 0,
“gpmc_wpn”, “mii2_rxerr”, NULL, “rmii2_rxerr”,
“mmc2_sdcd”, NULL, NULL, “gpio0_31”),
_AM33XX_MUXENTRY(GPMC_BEN1, 0,
“gpmc_ben1”, “mii2_col”, NULL, “mmc2_dat3”,
NULL, NULL, “mcasp0_aclkr”, “gpio1_28”),
_AM33XX_MUXENTRY(GPMC_CSN0, 0,
“gpmc_csn0”, NULL, NULL, NULL,
NULL, NULL, NULL, “gpio1_29”),
_AM33XX_MUXENTRY(GPMC_CSN1, 0,
“gpmc_csn1”, NULL, “mmc1_clk”, NULL,
NULL, NULL, NULL, “gpio1_30”),
_AM33XX_MUXENTRY(GPMC_CSN2, 0,
“gpmc_csn2”, NULL, “mmc1_cmd”, NULL,
NULL, NULL, NULL, “gpio1_31”),
_AM33XX_MUXENTRY(GPMC_CSN3, 0,
“gpmc_csn3”, NULL, NULL, “mmc2_cmd”,
NULL, NULL, NULL, “gpio2_0”),
_AM33XX_MUXENTRY(GPMC_CLK, 0,
“gpmc_clk”, “lcd_memory_clk_mux”, NULL, “mmc2_clk”,
NULL, NULL, “mcasp0_fsr”, “gpio2_1”),
_AM33XX_MUXENTRY(GPMC_ADVN_ALE, 0,
“gpmc_advn_ale”, NULL, NULL, NULL,
NULL, NULL, NULL, “gpio2_2”),
_AM33XX_MUXENTRY(GPMC_OEN_REN, 0,
“gpmc_oen_ren”, NULL, NULL, NULL,
NULL, NULL, NULL, “gpio2_3”),
_AM33XX_MUXENTRY(GPMC_WEN, 0,
“gpmc_wen”, NULL, NULL, NULL,
NULL, NULL, NULL, “gpio2_4”),
_AM33XX_MUXENTRY(GPMC_BEN0_CLE, 0,
“gpmc_ben0_cle”, NULL, NULL, NULL,
NULL, NULL, NULL, “gpio2_5”),
_AM33XX_MUXENTRY(LCD_DATA0, 0,
“lcd_data0”, “gpmc_a0”, NULL, NULL,
NULL, NULL, NULL, “gpio2_6”),
_AM33XX_MUXENTRY(LCD_DATA1, 0,
“lcd_data1”, “gpmc_a1”, NULL, NULL,
NULL, NULL, NULL, “gpio2_7”),
_AM33XX_MUXENTRY(LCD_DATA2, 0,
“lcd_data2”, “gpmc_a2”, NULL, NULL,
NULL, NULL, NULL, “gpio2_8”),
_AM33XX_MUXENTRY(LCD_DATA3, 0,
“lcd_data3”, “gpmc_a3”, NULL, NULL,
NULL, NULL, NULL, “gpio2_9”),
_AM33XX_MUXENTRY(LCD_DATA4, 0,
“lcd_data4”, “gpmc_a4”, NULL, NULL,
NULL, NULL, NULL, “gpio2_10”),
_AM33XX_MUXENTRY(LCD_DATA5, 0,
“lcd_data5”, “gpmc_a5”, NULL, NULL,
NULL, NULL, NULL, “gpio2_11”),
_AM33XX_MUXENTRY(LCD_DATA6, 0,
“lcd_data6”, “gpmc_a6”, NULL, NULL,
NULL, NULL, NULL, “gpio2_12”),
_AM33XX_MUXENTRY(LCD_DATA7, 0,
“lcd_data7”, “gpmc_a7”, NULL, NULL,
NULL, NULL, NULL, “gpio2_13”),
_AM33XX_MUXENTRY(LCD_DATA8, 0,
“lcd_data8”, “gpmc_a12”, NULL, “mcasp0_aclkx”,
NULL, NULL, “uart2_ctsn”, “gpio2_14”),
_AM33XX_MUXENTRY(LCD_DATA9, 0,
“lcd_data9”, “gpmc_a13”, NULL, “mcasp0_fsx”,
NULL, NULL, “uart2_rtsn”, “gpio2_15”),
_AM33XX_MUXENTRY(LCD_DATA10, 0,
“lcd_data10”, “gpmc_a14”, NULL, “mcasp0_axr0”,
NULL, NULL, NULL, “gpio2_16”),
_AM33XX_MUXENTRY(LCD_DATA11, 0,
“lcd_data11”, “gpmc_a15”, NULL, “mcasp0_ahclkr”,
“mcasp0_axr2”, NULL, NULL, “gpio2_17”),
_AM33XX_MUXENTRY(LCD_DATA12, 0,
“lcd_data12”, “gpmc_a16”, NULL, “mcasp0_aclkr”,
“mcasp0_axr2”, NULL, NULL, “gpio0_8”),
_AM33XX_MUXENTRY(LCD_DATA13, 0,
“lcd_data13”, “gpmc_a17”, NULL, “mcasp0_fsr”,
“mcasp0_axr3”, NULL, NULL, “gpio0_9”),
_AM33XX_MUXENTRY(LCD_DATA14, 0,
“lcd_data14”, “gpmc_a18”, NULL, “mcasp0_axr1”,
NULL, NULL, NULL, “gpio0_10”),
_AM33XX_MUXENTRY(LCD_DATA15, 0,
“lcd_data15”, “gpmc_a19”, NULL, “mcasp0_ahclkx”,
“mcasp0_axr3”, NULL, NULL, “gpio0_11”),
_AM33XX_MUXENTRY(LCD_VSYNC, 0,
“lcd_vsync”, NULL, NULL, NULL,
NULL, NULL, NULL, “gpio2_22”),
_AM33XX_MUXENTRY(LCD_HSYNC, 0,
“lcd_hsync”, NULL, NULL, NULL,
NULL, NULL, NULL, “gpio2_23”),
_AM33XX_MUXENTRY(LCD_PCLK, 0,
“lcd_pclk”, NULL, NULL, NULL,
NULL, NULL, NULL, “gpio2_24”),
_AM33XX_MUXENTRY(LCD_AC_BIAS_EN, 0,
“lcd_ac_bias_en”, NULL, NULL, NULL,
NULL, NULL, NULL, “gpio2_25”),
_AM33XX_MUXENTRY(MMC0_DAT3, 0,
“mmc0_dat3”, NULL, NULL, NULL,
NULL, NULL, NULL, “gpio2_26”),
_AM33XX_MUXENTRY(MMC0_DAT2, 0,
“mmc0_dat2”, NULL, NULL, NULL,
NULL, NULL, NULL, “gpio2_27”),
_AM33XX_MUXENTRY(MMC0_DAT1, 0,
“mmc0_dat1”, NULL, NULL, NULL,
NULL, NULL, NULL, “gpio2_28”),
_AM33XX_MUXENTRY(MMC0_DAT0, 0,
“mmc0_dat0”, NULL, NULL, NULL,
NULL, NULL, NULL, “gpio2_29”),
_AM33XX_MUXENTRY(MMC0_CLK, 0,
“mmc0_clk”, NULL, NULL, NULL,
NULL, NULL, NULL, “gpio2_30”),
_AM33XX_MUXENTRY(MMC0_CMD, 0,
“mmc0_cmd”, NULL, NULL, NULL,
NULL, NULL, NULL, “gpio2_31”),
_AM33XX_MUXENTRY(MII1_COL, 0,
“mii1_col”, “rmii2_refclk”, “spi1_sclk”, NULL,
“mcasp1_axr2”, “mmc2_dat3”, “mcasp0_axr2”, “gpio3_0”),
_AM33XX_MUXENTRY(MII1_CRS, 0,
“mii1_crs”, “rmii1_crs_dv”, “spi1_d0”, “i2c1_sda”,
“mcasp1_aclkx”, NULL, NULL, “gpio3_1”),
_AM33XX_MUXENTRY(MII1_RXERR, 0,
“mii1_rxerr”, “rmii1_rxerr”, “spi1_d1”, “i2c1_scl”,
“mcasp1_fsx”, NULL, NULL, “gpio3_2”),
_AM33XX_MUXENTRY(MII1_TXEN, 0,
“mii1_txen”, “rmii1_txen”, “rgmii1_tctl”, NULL,
“mcasp1_axr0”, NULL, “mmc2_cmd”, “gpio3_3”),
_AM33XX_MUXENTRY(MII1_RXDV, 0,
“mii1_rxdv”, NULL, “rgmii1_rctl”, NULL,
“mcasp1_aclx”, “mmc2_dat0”, “mcasp0_aclkr”, “gpio3_4”),
_AM33XX_MUXENTRY(MII1_TXD3, 0,
“mii1_txd3”, NULL, “rgmii1_td3”, NULL,
“mcasp1_fsx”, “mmc2_dat1”, “mcasp0_fsr”, “gpio0_16”),
_AM33XX_MUXENTRY(MII1_TXD2, 0,
“mii1_txd2”, NULL, “rgmii1_td2”, NULL,
“mcasp1_axr0”, “mmc2_dat2”, “mcasp0_ahclkx”, “gpio0_17”),
_AM33XX_MUXENTRY(MII1_TXD1, 0,
“mii1_txd1”, “rmii1_txd1”, “rgmii1_td1”, “mcasp1_fsr”,
“mcasp1_axr1”, NULL, “mmc1_cmd”, “gpio0_21”),
_AM33XX_MUXENTRY(MII1_TXD0, 0,
“mii1_txd0”, “rmii1_txd0”, “rgmii1_td0”, “mcasp1_axr2”,
“mcasp1_aclkr”, NULL, “mmc1_clk”, “gpio0_28”),
_AM33XX_MUXENTRY(MII1_TXCLK, 0,
“mii1_txclk”, NULL, “rgmii1_tclk”, “mmc0_dat7”,
“mmc1_dat0”, NULL, “mcasp0_aclkx”, “gpio3_9”),
_AM33XX_MUXENTRY(MII1_RXCLK, 0,
“mii1_rxclk”, NULL, “rgmii1_rclk”, “mmc0_dat6”,
“mmc1_dat1”, NULL, “mcasp0_fsx”, “gpio3_10”),
_AM33XX_MUXENTRY(MII1_RXD3, 0,
“mii1_rxd3”, NULL, “rgmii1_rd3”, “mmc0_dat5”,
“mmc1_dat2”, NULL, “mcasp0_axr0”, “gpio2_18”),
_AM33XX_MUXENTRY(MII1_RXD2, 0,
“mii1_rxd2”, NULL, “rgmii1_rd2”, “mmc0_dat4”,
“mmc1_dat3”, NULL, “mcasp0_axr1”, “gpio2_19”),
_AM33XX_MUXENTRY(MII1_RXD1, 0,
“mii1_rxd1”, “rmii1_rxd1”, “rgmii1_rd1”, “mcasp1_axr3”,
“mcasp1_fsr”, NULL, “mmc2_clk”, “gpio2_20”),
_AM33XX_MUXENTRY(MII1_RXD0, 0,
“mii1_rxd0”, “rmii1_rxd0”, “rgmii1_rd0”, “mcasp1_ahclkx”,
“mcasp1_ahclkr”, “mcasp1_aclkr”, “mcasp0_axr3”, “gpio2_21”),
_AM33XX_MUXENTRY(MII1_REFCLK, 0,
“rmii1_refclk”, NULL, “spi1_cs0”, NULL,
“mcasp1_axr3”, “mmc0_pow”, “mcasp1_ahclkx”, “gpio0_29”),
_AM33XX_MUXENTRY(MDIO_DATA, 0,
“mdio_data”, NULL, NULL, NULL,
“mmc0_sdcd”, “mmc1_cmd”, “mmc2_cmd”, “gpio0_0”),
_AM33XX_MUXENTRY(MDIO_CLK, 0,
“mdio_clk”, NULL, NULL, NULL,
“mmc0_sdwp”, “mmc1_clk”, “mmc2_clk”, “gpio0_1”),
_AM33XX_MUXENTRY(SPI0_SCLK, 0,
“spi0_sclk”, “uart2_rxd”, “i2c2_sda”, NULL,
NULL, NULL, NULL, “gpio0_2”),
_AM33XX_MUXENTRY(SPI0_D0, 0,
“spi0_d0”, “uart2_txd”, “i2c2_scl”, NULL,
NULL, NULL, NULL, “gpio0_3”),
_AM33XX_MUXENTRY(SPI0_D1, 0,
“spi0_d1”, “mmc1_sdwp”, “i2c1_sda”, NULL,
NULL, NULL, NULL, “gpio0_4”),
_AM33XX_MUXENTRY(SPI0_CS0, 0,
“spi0_cs0”, “mmc2_sdwp”, “i2c1_scl”, NULL,
NULL, NULL, NULL, “gpio0_5”),
_AM33XX_MUXENTRY(SPI0_CS1, 0,
//“spi0_cs1”, “uart3_rxd”, NULL, “mmc0_pow”,
“spi0_cs1”, “uart3_rxd”, “ecap1_in_pwm1_out”, “mmc0_pow”,
NULL, “mmc0_sdcd”, NULL, “gpio0_6”),
_AM33XX_MUXENTRY(ECAP0_IN_PWM0_OUT, 0,
“ecap0_in_pwm0_out”, “uart3_txd”, “spi1_cs1”, NULL,
“spi1_sclk”, “mmc0_sdwp”, “xdma_event_intr2”, “gpio0_7”),
_AM33XX_MUXENTRY(UART0_CTSN, 0,
“uart0_ctsn”, “uart4_rxd”, “d_can1_tx”, “i2c1_sda”,
“spi1_d0”, NULL, NULL, “gpio1_8”),
_AM33XX_MUXENTRY(UART0_RTSN, 0,
“uart0_rtsn”,“uart4_txd”, “d_can1_rx”, “i2c1_scl”,
“spi1_d1”, “spi1_cs0”, NULL, “gpio1_9”),
_AM33XX_MUXENTRY(UART0_RXD, 0,
“uart0_rxd”, “spi1_cs0”, “d_can0_tx”, “i2c2_sda”,
NULL, NULL, NULL, “gpio1_10”),
_AM33XX_MUXENTRY(UART0_TXD, 0,
“uart0_txd”, “spi1_cs1”, “d_can0_rx”, “i2c2_scl”,
NULL, NULL, NULL, “gpio1_11”),
_AM33XX_MUXENTRY(UART1_CTSN, 0,
“uart1_ctsn”, NULL, “d_can0_tx”, “i2c2_sda”,
“spi1_cs0”, NULL, NULL, “gpio0_12”),
_AM33XX_MUXENTRY(UART1_RTSN, 0,
“uart1_rtsn”, NULL, “d_can0_rx”, “i2c2_scl”,
“spi1_cs1”, NULL, NULL, “gpio0_13”),
_AM33XX_MUXENTRY(UART1_RXD, 0,
“uart1_rxd”, “mmc1_sdwp”, NULL, “i2c1_sda”,
NULL, “pr1_uart0_rxd_mux1”, NULL, “gpio0_14”),
_AM33XX_MUXENTRY(UART1_TXD, 0,
“uart1_txd”, “mmc2_sdwp”, NULL, “i2c1_scl”,
NULL, “pr1_uart0_txd_mux1”, NULL, “gpio0_15”),
_AM33XX_MUXENTRY(I2C0_SDA, 0,
“i2c0_sda”, NULL, NULL, NULL,
NULL, NULL, NULL, “gpio3_5”),
_AM33XX_MUXENTRY(I2C0_SCL, 0,
“i2c0_scl”, NULL, NULL, NULL,
NULL, NULL, NULL, “gpio3_6”),
_AM33XX_MUXENTRY(MCASP0_ACLKX, 0,
“mcasp0_aclkx”, “ehrpwm0a”, NULL, “spi1_sclk”,
“mmc0_sdcd”, NULL, NULL, “gpio3_14”),
_AM33XX_MUXENTRY(MCASP0_FSX, 0,
“mcasp0_fsx”, NULL, NULL, “spi1_d0”,
“mmc1_sdcd”, NULL, NULL, “gpio3_15”),
_AM33XX_MUXENTRY(MCASP0_AXR0, 0,
“mcasp0_axr0”, NULL, NULL, “spi1_d1”,
“mmc2_sdcd”, NULL, NULL, “gpio3_16”),
_AM33XX_MUXENTRY(MCASP0_AHCLKR, 0,
“mcasp0_ahclkr”, NULL, “mcasp0_axr2”, “spi1_cs0”,
“ecap2_in_pwm2_out”, NULL, NULL, “gpio3_17”),
_AM33XX_MUXENTRY(MCASP0_ACLKR, 0,
“mcasp0_aclkr”, NULL, “mcasp0_axr2”, “mcasp1_aclkx”,
“mmc0_sdwp”, NULL, NULL, “gpio3_18”),
_AM33XX_MUXENTRY(MCASP0_FSR, 0,
“mcasp0_fsr”, NULL, “mcasp0_axr3”, “mcasp1_fsx”,
NULL, “pr1_pru0_pru_r30_5”, NULL, “gpio3_19”),
_AM33XX_MUXENTRY(MCASP0_AXR1, 0,
“mcasp0_axr1”, NULL, NULL, “mcasp1_axr0”,
NULL, NULL, NULL, “gpio3_20”),
_AM33XX_MUXENTRY(MCASP0_AHCLKX, 0,
“mcasp0_ahclkx”, NULL, “mcasp0_axr3”, “mcasp1_axr1”,
NULL, NULL, NULL, “gpio3_21”),
_AM33XX_MUXENTRY(XDMA_EVENT_INTR0, 0,
“xdma_event_intr0”, NULL, NULL, “clkout1”,
“spi1_cs1”, NULL, NULL, “gpio0_19”),
_AM33XX_MUXENTRY(XDMA_EVENT_INTR1, 0,
“xdma_event_intr1”, NULL, NULL, “clkout2”,
NULL, NULL, NULL, “gpio0_20”),
_AM33XX_MUXENTRY(WARMRSTN, 0,
“warmrstn”, NULL, NULL, NULL,
NULL, NULL, NULL, NULL),
_AM33XX_MUXENTRY(NMIN, 0,
“nmin”, NULL, NULL, NULL,
NULL, NULL, NULL, NULL),
_AM33XX_MUXENTRY(TMS, 0,
“tms”, NULL, NULL, NULL,
NULL, NULL, NULL, NULL),
_AM33XX_MUXENTRY(TDI, 0,
“tdi”, NULL, NULL, NULL,
NULL, NULL, NULL, NULL),
_AM33XX_MUXENTRY(TDO, 0,
“tdo”, NULL, NULL, NULL,
NULL, NULL, NULL, NULL),
_AM33XX_MUXENTRY(TCK, 0,
“tck”, NULL, NULL, NULL,
NULL, NULL, NULL, NULL),
_AM33XX_MUXENTRY(TRSTN, 0,
“trstn”, NULL, NULL, NULL,
NULL, NULL, NULL, NULL),
_AM33XX_MUXENTRY(EMU0, 0,
“emu0”, NULL, NULL, NULL,
NULL, NULL, NULL, “gpio3_7”),
_AM33XX_MUXENTRY(EMU1, 0,
“emu1”, NULL, NULL, NULL,
NULL, NULL, NULL, “gpio3_8”),
_AM33XX_MUXENTRY(RTC_PWRONRSTN, 0,
“rtc_pwronrstn”, NULL, NULL, NULL,
NULL, NULL, NULL, NULL),
_AM33XX_MUXENTRY(PMIC_POWER_EN, 0,
“pmic_power_en”, NULL, NULL, NULL,
NULL, NULL, NULL, NULL),
_AM33XX_MUXENTRY(EXT_WAKEUP, 0,
“ext_wakeup”, NULL, NULL, NULL,
NULL, NULL, NULL, NULL),
_AM33XX_MUXENTRY(RTC_KALDO_ENN, 0,
“rtc_kaldo_enn”, NULL, NULL, NULL,
NULL, NULL, NULL, NULL),
_AM33XX_MUXENTRY(USB0_DRVVBUS, 0,
“usb0_drvvbus”, NULL, NULL, NULL,
NULL, NULL, NULL, “gpio0_18”),
_AM33XX_MUXENTRY(USB1_DRVVBUS, 0,
“usb1_drvvbus”, NULL, NULL, NULL,
NULL, NULL, NULL, “gpio3_13”),
{ .reg_offset = OMAP_MUX_TERMINATOR },
};

复制代码

手册中的描述举例：

寄存器参考手册：

kunkliu
关注
专栏目录
am335x mux 引脚配置图
yiheng528的专栏
06-27 4973
一、主要结构体
am335x linux修改ip,TI AM335x如何修改PHY及双网络
weixin_35662085的博客
05-08 850
本文主要描述如何在AM335X的Linux系统上修改网络phy芯片，以及双网络的配置及使用。包括uboot和内核里phy的初始化，以及内核里的双网络配置及phy的初始化。本文以LAN8720为例，说明修改步骤。LAN8720是RMII接口的10/100M以太网phy芯片。这次使用的开发板是深圳盈鹏飞嵌入式的基于AM335x打造的EVB-335x-II，核心板CoM-335x。其与CoM-335X的...
通过设备数配制am335x/BB-B IO口或 led 方法详解
科嵌工作室的专栏
01-13 1998
在使用am335x芯片进行程序开发时，往往会需要使用设备树来配制IO口的功能，或者修改用户led的位置，这就需要对其的设备树有一定的了解。在这里以修改系统led灯的位置为例，使用的源系统为BB-Black C版的debian系统，现在移植到我自己做的板子上，需要将原有led（gpio1_21 ~ gpio1_24）移到新的位置（gpio3_18 ~ gpio3_21）。 首先，找到设备树的位置，进
Linux下am335x的引脚配置
kuaileguyue的专栏
07-30 1033
关于linux下引脚的配置首先粘贴几个内核中的数据结构： Kernel/arch/arm/mach-omap2/Board-am335xevm.c /* module pin mux structure */ struct pinmux_config { const char *string_name; /* signal name format */ int val; /* Option
AM335X下Linux驱动 spi 收不到消息
持续学习和分享感兴趣的技术
11-30 607
示波器有波形，但是spiget不到数据， 结果是dts配置问题 spi的clk管脚一定要设置为input！！
AM335X led操作
09-01
在这个“AM335X led操作”的主题中，我们将深入探讨如何通过AM335X的GPIO（通用输入/输出）端口来控制LED，以及涉及到的寄存器配置和复用功能（mux）。 首先，LED的操作基础在于GPIO端口。AM335X拥有多个GPIO引脚，...
AM335x uboot spl分析调试经验
07-31
5. MUX配置：根据硬件需求设置引脚复用功能。 6. 启动设备初始化：识别启动媒介，如MMC1、MMC2、NAND或ONENAND。 7. 从启动设备加载真实的U-Boot，并传递控制权。 在分析AM335x的U-Boot SPL时，我们关注的是其代码...
mcasp中文说明
11-15
mcasp中文说明，内容详细易懂，对需要的人很有帮助。基于TSM320C6748
AM335x利用设备树dts挂载spidev0.0、spidev1.0或spidev2.0驱动
willhu2008的专栏
12-19 3961
1、前言 最近使用preempt rt linux内核，没有spi驱动。之前写的spi驱动主要是通过修改 arch/arm/mach-omap2/board-am335xevm.c文件实现的，但是这个rt内核没有board-am335xevm.c文件。研究了好久，才发现它是利用设备树来配置或挂载驱动的。 本人对驱动还不甚了解，将探索过程记录如下，错误之处请各位大牛斧正！ 2、设备树文件dtb和dtsi 板子的设备树文件后缀一般为dtb，其通用部分的一些设备可用dtsi文件描述，即dtb包含dtsi。
利用内核自带的spi测试测试spi驱动的时候，mosi没有之恋miso，miso怎么也能收到数据？
sanmaoljh的专栏
05-05 2701
#include #include #include #include #include #include #include #include #include #include #define ARRAY_SIZE(a) (sizeof(a) / sizeof((a)[0])) static void pabort(const char *s) {
在am335x添加spi设备
WXXGoodJob的博客
07-31 2131
由于 spi 设备经常用到，而在 myd-am335x 的开发板上没有 spi 设备，所以内核里也没有 spi 设备的注册信息，对内核不熟悉的童鞋想要添加自己的 spi 设备时可能会感觉无从下手 折腾了一下下，在myd-am335x的 spi1 上添加了一个 spi 的设备，但由于 myd-am335x 上没有 spi 设备， 所以没有验证是否可行，但至少在 /dev/ 目录下有 spide
am335x SPI spi_d0, spi_d1 out, in 模式设定
weixin_34357267的博客
12-21 886
AM335x SPI DO DI 的模式 参考： https://www.deyisupport.com/question_answer/dsp_arm/sitara_arm/f/25/t/138266.aspx 在 kernel 3.2.0 作代码修改 // vim drivers/spi/spi-omap2-mcspi.c 654 static int...
am335x 添加SPI&测试
WXXGoodJob的博客
06-05 3285
1. make ARCH=arm menuconfig 配置2. 配置设备树arch/arm/boot/dts/am335x-evm.dts：...... mcspi0_pins: mcspi0_pins { pinctrl-single,pins = &lt; 0x150 ( PIN_INPUT_PU...
AM335x内存映射查找
Programmer And Coder
05-19 1393
1、在am3359.pdf文件中找到对应的管脚，在2 Terminal Description ---》Ball characteristic 中有个管脚的功能介绍，然后记住第一个功能，这样方便查找。 比如:配置gpio0_19,对应的是xdma_event_intr0。如下图 2、在AM335x Technical Reference Manual 中查找 可以找到对应
OK335xS knob driver hacking
weixin_34390996的博客
11-18 86
/************************************************************************* * OK335xS knob driver hacking * 说明： * 本文主要是为了分析knob设备的创建，驱动层如何注册，发送信息。 * * ...
lacp笔记
热门推荐
积水成渊
08-12 3万+
1         LACP协议的作用 LACP的作用是根据系统本地信息以及与对端系统动态交换的信息，自动形成链路的汇聚或解汇聚，并控制链路的报文收发状态。 没有运行LACP的聚合，称之为手工聚合，由管理员指定聚合成员，并根据端口的up/down状态来确定是否聚合。但是链路两端缺少交互，因此这种聚合可能会引起问题，例如，如果用户错误地将物理链路连接到不同的设备上或者同一设备的不能形成聚合的端口
AM335x平台：修改调试串口流程详解
总结来说，修改AM335x平台上的调试串口涉及对配置文件的修改，如`Kconfig`或`boards.cfg`，以及可能的硬件配置调整，如`mux.c`。这个过程在不同版本的SDK中可能会有所不同，因此理解这些差异并准确进行修改是关键。...
评论
添加红包

请填写红包祝福语或标题

个

红包个数最小为10个

元

红包金额最低5元

当前余额3.43元 前往充值 >
需支付：10.00元
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包
实付元
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明：

1.余额是钱包充值的虚拟货币，按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载，可以购买VIP、付费专栏及课程。

余额充值