<![CDATA[uio159753的博客]]>https://blog.csdn.net/uio159753zh-cnhttps://blog.csdn.net/<![CDATA[信号完整性设计笔记]]>https://blog.csdn.net/uio159753/article/details/114930273https://blog.csdn.net/uio159753/article/details/114930273uio159753Wed, 17 Mar 2021 14:50:10 +0800<![CDATA[射频链路设计笔记]]>https://blog.csdn.net/uio159753/article/details/114271150https://blog.csdn.net/uio159753/article/details/114271150uio159753Mon, 01 Mar 2021 20:43:54 +0800<![CDATA[xilinx 7系列FPGA ibert笔记]]>https://blog.csdn.net/uio159753/article/details/114271087https://blog.csdn.net/uio159753/article/details/114271087uio159753Mon, 01 Mar 2021 20:38:05 +0800<![CDATA[Xilinx FPGA selectIO笔记]]>https://blog.csdn.net/uio159753/article/details/112845401https://blog.csdn.net/uio159753/article/details/112845401uio159753Tue, 19 Jan 2021 16:12:27 +0800<![CDATA[Xilinx 7系列FPGA config设计文档]]>https://blog.csdn.net/uio159753/article/details/103959762https://blog.csdn.net/uio159753/article/details/103959762uio159753Mon, 13 Jan 2020 16:15:16 +0800<![CDATA[VITA 49.0协议阅读笔记]]>https://blog.csdn.net/uio159753/article/details/103908549https://blog.csdn.net/uio159753/article/details/103908549uio159753Thu, 09 Jan 2020 15:07:46 +0800<![CDATA[Cadence Design Entry HDL 使用教程]]>https://blog.csdn.net/uio159753/article/details/103908321https://blog.csdn.net/uio159753/article/details/103908321uio159753Thu, 09 Jan 2020 14:55:08 +0800<![CDATA[射频layout设计笔记]]>https://blog.csdn.net/uio159753/article/details/103529548https://blog.csdn.net/uio159753/article/details/103529548uio159753Fri, 13 Dec 2019 16:26:18 +0800<![CDATA[EIA 标准电阻速查表]]>https://blog.csdn.net/uio159753/article/details/99543225https://blog.csdn.net/uio159753/article/details/99543225uio159753Wed, 14 Aug 2019 09:57:05 +0800<![CDATA[ZYNQ 从NAND flash启动应用笔记]]>https://blog.csdn.net/uio159753/article/details/90297169https://blog.csdn.net/uio159753/article/details/90297169uio159753Fri, 17 May 2019 17:23:41 +0800