<![CDATA[weixin_37584728的博客]]>

<![CDATA[weixin_37584728的博客]]>https://blog.csdn.net/weixin_37584728zh-cnhttps://blog.csdn.net/<![CDATA[数字后端设计实现中几个经典时序分析案例(复杂时钟树综合clock tree synthesis)]]>https://blog.csdn.net/weixin_37584728/article/details/157478483https://blog.csdn.net/weixin_37584728/article/details/157478483weixin_37584728Wed, 28 Jan 2026 21:29:20 +0800<![CDATA[数字IC后端培训教程之PR Flow过程中要增加一套新的参考库，该怎么办？]]>https://blog.csdn.net/weixin_37584728/article/details/151192955https://blog.csdn.net/weixin_37584728/article/details/151192955weixin_37584728Thu, 04 Sep 2025 20:01:10 +0800<![CDATA[2026届IC秋招联芸科技IC面经（完整面试题）]]>https://blog.csdn.net/weixin_37584728/article/details/151192611https://blog.csdn.net/weixin_37584728/article/details/151192611weixin_37584728Thu, 04 Sep 2025 19:47:32 +0800<![CDATA[数字IC后端设计实现常见后端问题解析]]>https://blog.csdn.net/weixin_37584728/article/details/150549435https://blog.csdn.net/weixin_37584728/article/details/150549435weixin_37584728Wed, 20 Aug 2025 11:32:31 +0800<![CDATA[数字IC后端培训教程| SoC芯片Tapeout阶段发现的这些问题原来可以这么处理]]>https://blog.csdn.net/weixin_37584728/article/details/150548212https://blog.csdn.net/weixin_37584728/article/details/150548212weixin_37584728Wed, 20 Aug 2025 10:51:01 +0800<![CDATA[数字IC后端层次化Hierarchical Flow子系统Sub-System模块 block partition和pin assignment细节盘点]]>https://blog.csdn.net/weixin_37584728/article/details/150221172https://blog.csdn.net/weixin_37584728/article/details/150221172weixin_37584728Mon, 11 Aug 2025 17:49:37 +0800<![CDATA[数字IC后端PPA优化| Timing一致性调整方法和Module Region规划方法]]>https://blog.csdn.net/weixin_37584728/article/details/150207914https://blog.csdn.net/weixin_37584728/article/details/150207914weixin_37584728Mon, 11 Aug 2025 10:24:05 +0800<![CDATA[数字IC后端培训教程之数字IC后端项目典型问题解析]]>https://blog.csdn.net/weixin_37584728/article/details/149391824https://blog.csdn.net/weixin_37584728/article/details/149391824weixin_37584728Wed, 16 Jul 2025 11:13:40 +0800<![CDATA[数字IC后端培训教程之数字后端项目典型项目案例解析]]>https://blog.csdn.net/weixin_37584728/article/details/149390507https://blog.csdn.net/weixin_37584728/article/details/149390507weixin_37584728Wed, 16 Jul 2025 11:00:58 +0800<![CDATA[数字后端APR innovus sroute到底是如何选取宽度来铺power rail的？]]>https://blog.csdn.net/weixin_37584728/article/details/149276232https://blog.csdn.net/weixin_37584728/article/details/149276232weixin_37584728Fri, 11 Jul 2025 16:07:30 +0800<![CDATA[时序SDC约束set_data_check及常见应用场景]]>https://blog.csdn.net/weixin_37584728/article/details/149274861https://blog.csdn.net/weixin_37584728/article/details/149274861weixin_37584728Fri, 11 Jul 2025 15:15:07 +0800<![CDATA[数字IC后端实现之Setup Violation修复案例(Data&Clock Tree ECO修复手段）]]>https://blog.csdn.net/weixin_37584728/article/details/148795942https://blog.csdn.net/weixin_37584728/article/details/148795942weixin_37584728Fri, 20 Jun 2025 17:07:54 +0800<![CDATA[数字IC后端经典笔试题IC秋招笔试题之时序报告解析]]>https://blog.csdn.net/weixin_37584728/article/details/148795165https://blog.csdn.net/weixin_37584728/article/details/148795165weixin_37584728Fri, 20 Jun 2025 16:36:00 +0800<![CDATA[手把手教你分析解决Innovus DRC Violation 和Antenna Effect Violation]]>https://blog.csdn.net/weixin_37584728/article/details/148629437https://blog.csdn.net/weixin_37584728/article/details/148629437weixin_37584728Fri, 13 Jun 2025 11:59:04 +0800<![CDATA[数字IC后端实现之Innovus中各种cell名字前缀物理含义]]>https://blog.csdn.net/weixin_37584728/article/details/148629161https://blog.csdn.net/weixin_37584728/article/details/148629161weixin_37584728Fri, 13 Jun 2025 11:47:16 +0800<![CDATA[数字IC后端设计实现 | 如何自动删除Innovus 中冗余的hold buffer？]]>https://blog.csdn.net/weixin_37584728/article/details/147957547https://blog.csdn.net/weixin_37584728/article/details/147957547weixin_37584728Wed, 14 May 2025 16:37:03 +0800<![CDATA[数字IC后端零基础入门基础理论（Day2）]]>https://blog.csdn.net/weixin_37584728/article/details/147956104https://blog.csdn.net/weixin_37584728/article/details/147956104weixin_37584728Wed, 14 May 2025 16:23:11 +0800<![CDATA[数字IC后端实现教程 | Early Clock Flow和Useful skew完全不是一个东西]]>https://blog.csdn.net/weixin_37584728/article/details/147930714https://blog.csdn.net/weixin_37584728/article/details/147930714weixin_37584728Tue, 13 May 2025 18:18:11 +0800<![CDATA[数字IC设计实现之分段长clock tree典型案例（clock tree synthesis）]]>https://blog.csdn.net/weixin_37584728/article/details/147898656https://blog.csdn.net/weixin_37584728/article/details/147898656weixin_37584728Mon, 12 May 2025 16:08:18 +0800<![CDATA[数字IC后端培训教程之数字后端项目典型案例分析]]>https://blog.csdn.net/weixin_37584728/article/details/147897724https://blog.csdn.net/weixin_37584728/article/details/147897724weixin_37584728Mon, 12 May 2025 15:46:27 +0800