<![CDATA[wkonghua的博客]]>https://blog.csdn.net/wkonghuazh-cnhttps://blog.csdn.net/<![CDATA[Windows系统下设置Vivado默认版本：让工程文件按需打开]]>https://blog.csdn.net/wkonghua/article/details/145530182https://blog.csdn.net/wkonghua/article/details/145530182wkonghuaSun, 09 Feb 2025 12:07:34 +0800<![CDATA[复旦微对标Xilinx 690T FPGA程序固化流程测试]]>https://blog.csdn.net/wkonghua/article/details/144333042https://blog.csdn.net/wkonghua/article/details/144333042wkonghuaSun, 08 Dec 2024 22:11:36 +0800<![CDATA[Vivado使用IBERT 测试GT配置 Loopback Mode 选项]]>https://blog.csdn.net/wkonghua/article/details/143631562https://blog.csdn.net/wkonghua/article/details/143631562wkonghuaFri, 08 Nov 2024 17:33:20 +0800<![CDATA[SPI接口协议]]>https://blog.csdn.net/wkonghua/article/details/135540551https://blog.csdn.net/wkonghua/article/details/135540551wkonghuaThu, 11 Jan 2024 22:43:08 +0800<![CDATA[PLC原理及PLC+FPGA（SOC）架构方案简介]]>https://blog.csdn.net/wkonghua/article/details/131317058https://blog.csdn.net/wkonghua/article/details/131317058wkonghuaTue, 20 Jun 2023 22:52:54 +0800<![CDATA[FPGA和CPLD芯片选型介绍（三）]]>https://blog.csdn.net/wkonghua/article/details/128863257https://blog.csdn.net/wkonghua/article/details/128863257wkonghuaSat, 04 Feb 2023 18:03:42 +0800<![CDATA[FPGA和CPLD芯片选型介绍（二）]]>https://blog.csdn.net/wkonghua/article/details/128811210https://blog.csdn.net/wkonghua/article/details/128811210wkonghuaFri, 03 Feb 2023 10:48:44 +0800<![CDATA[FPGA和CPLD芯片选型介绍（一）]]>https://blog.csdn.net/wkonghua/article/details/128811152https://blog.csdn.net/wkonghua/article/details/128811152wkonghuaTue, 31 Jan 2023 07:48:49 +0800<![CDATA[Xilinx FPGA一路时钟输入两个PLL]]>https://blog.csdn.net/wkonghua/article/details/125925193https://blog.csdn.net/wkonghua/article/details/125925193wkonghuaFri, 22 Jul 2022 09:11:25 +0800<![CDATA[FPGA逻辑资源评估之BRAM（以Xilinx为例）]]>https://blog.csdn.net/wkonghua/article/details/125899144https://blog.csdn.net/wkonghua/article/details/125899144wkonghuaWed, 20 Jul 2022 19:34:06 +0800<![CDATA[vivado工程使用tcl命令清理工程]]>https://blog.csdn.net/wkonghua/article/details/125844448https://blog.csdn.net/wkonghua/article/details/125844448wkonghuaMon, 18 Jul 2022 17:30:16 +0800<![CDATA[vivado工程版本升级时相关IP版本IP Status显示Using cached IP results]]>https://blog.csdn.net/wkonghua/article/details/125824624https://blog.csdn.net/wkonghua/article/details/125824624wkonghuaMon, 18 Jul 2022 10:09:01 +0800<![CDATA[ZYNQ ARM核之SCU]]>https://blog.csdn.net/wkonghua/article/details/125823123https://blog.csdn.net/wkonghua/article/details/125823123wkonghuaSat, 16 Jul 2022 19:55:18 +0800<![CDATA[xilinx中的复位]]>https://blog.csdn.net/wkonghua/article/details/124463326https://blog.csdn.net/wkonghua/article/details/124463326wkonghuaWed, 27 Apr 2022 23:23:54 +0800<![CDATA[Xilinx 7系列原语使用（时钟相关）——（一）]]>https://blog.csdn.net/wkonghua/article/details/123993456https://blog.csdn.net/wkonghua/article/details/123993456wkonghuaSat, 09 Apr 2022 10:59:38 +0800<![CDATA[Xilinx FPGA关键资源评估]]>https://blog.csdn.net/wkonghua/article/details/124032860https://blog.csdn.net/wkonghua/article/details/124032860wkonghuaFri, 08 Apr 2022 18:26:37 +0800<![CDATA[Python命令交互行代码清空]]>https://blog.csdn.net/wkonghua/article/details/123443227https://blog.csdn.net/wkonghua/article/details/123443227wkonghuaSat, 12 Mar 2022 14:23:38 +0800<![CDATA[Verilog语言中按位取反和逻辑取反的区别]]>https://blog.csdn.net/wkonghua/article/details/122077717https://blog.csdn.net/wkonghua/article/details/122077717wkonghuaWed, 22 Dec 2021 09:45:54 +0800<![CDATA[vivado2018.2版本带PS侧配置（bd）调用modelsim仿真时：(vlog-13006) Could not find the package (sc_util_v1_0_3_pkg)]]>https://blog.csdn.net/wkonghua/article/details/119172834https://blog.csdn.net/wkonghua/article/details/119172834wkonghuaWed, 28 Jul 2021 10:54:39 +0800<![CDATA[vivado2018.2报错及解决方法记录]]>https://blog.csdn.net/wkonghua/article/details/117600685https://blog.csdn.net/wkonghua/article/details/117600685wkonghuaSat, 05 Jun 2021 17:26:01 +0800