[DRC 23-20] Rule violation (REQP-1712) Input clock driver - Unsupported PLLE2_ADV connectivity.

FPGA 专栏收录该内容
22 篇文章 0 订阅

[DRC 23-20] Rule violation (REQP-1712) Input clock driver - Unsupported PLLE2_ADV connectivity. The signal plle2_u/clk_out1 on the plle2_u/pll_test_inst/CLKIN1 pin of plle2_u/pll_test_inst with COMPENSATION mode ZHOLD must be driven by a clock capable IO.

The ISE or Vivado design tools automatically select the appropriate compensation based on circuit topology. However in your case it looks like it chose this incorrectly as ZHOLD. When the clock input of PLL is coming from BUFG then the compensation factor should be BUF_IN.
The COMPENSATION attribute values are documented for informational purpose only. The ISE or Vivado design tools automatically select the appropriate compensation based on circuit topology. Do not manually select a compensation value, leave the attribute at the default value.
Clock input compensation. Must be set to ZHOLD. Defines how the MMCM feedback is configured. 
ZHOLD: Indicates the MMCM is configured to provide a negative hold time at the I/O registers.
EXTERNAL: Indicates a network external to the FPGA is being compensated.
INTERNAL: Indicates the MMCM is using its own internal feedback path so no delay is being compensated.
BUF_IN: Indicates that the configuration does not match with the other compensation modes and no delay will be compensated. This is the case if a clock input is driven by a BUFG/BUFH/BUFR or GTX/GTH/GTP.
Refer to page-86 of http://www.xilinx.com/support/documentation/user_guides/ug472_7Series_Clocking.pdf
 

compensation(BUF_IN) ;

  • 0
    点赞
  • 0
    评论
  • 0
    收藏
  • 打赏
    打赏
  • 扫一扫,分享海报

参与评论 您还未登录,请先 登录 后发表或查看评论
©️2022 CSDN 皮肤主题:大白 设计师:CSDN官方博客 返回首页

打赏作者

oFFCo

你的鼓励将是我创作的最大动力

¥2 ¥4 ¥6 ¥10 ¥20
输入1-500的整数
余额支付 (余额:-- )
扫码支付
扫码支付:¥2
获取中
扫码支付

您的余额不足,请更换扫码支付或充值

打赏作者

实付
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明:

1.余额是钱包充值的虚拟货币,按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载,可以购买VIP、C币套餐、付费专栏及课程。

余额充值