<![CDATA[zyp626的博客]]>https://blog.csdn.net/zyp626zh-cnhttps://blog.csdn.net/<![CDATA[零基础轻松入门时序约束命令二：Create Generated Clock]]>https://blog.csdn.net/zyp626/article/details/161144591https://blog.csdn.net/zyp626/article/details/161144591zyp626Sat, 16 May 2026 17:20:55 +0800<![CDATA[零基础轻松入门时序约束命令一：Create Clock]]>https://blog.csdn.net/zyp626/article/details/160533046https://blog.csdn.net/zyp626/article/details/160533046zyp626Sun, 26 Apr 2026 21:42:41 +0800<![CDATA[Vivado使用入门之六：Vivado工程运行方法总览]]>https://blog.csdn.net/zyp626/article/details/160288112https://blog.csdn.net/zyp626/article/details/160288112zyp626Sun, 19 Apr 2026 11:22:42 +0800<![CDATA[FPGA设计原语篇一：什么是原语（Primitive）]]>https://blog.csdn.net/zyp626/article/details/159884207https://blog.csdn.net/zyp626/article/details/159884207zyp626Sun, 12 Apr 2026 12:04:30 +0800Language Templates"，可以查看Verilog,VHDL,SystemVerlog三种语言下的原语使用。例如：IBUF, OBUF, IOBUF, IBUFDS（差分输入）等。]]><![CDATA[FPGA设计杂谈之十一：时序报告中时钟的上升沿与下降沿详解]]>https://blog.csdn.net/zyp626/article/details/159876585https://blog.csdn.net/zyp626/article/details/159876585zyp626Mon, 06 Apr 2026 11:00:28 +0800<![CDATA[FPGA设计杂谈之十：CLB时序模型与参数详解]]>https://blog.csdn.net/zyp626/article/details/153874997https://blog.csdn.net/zyp626/article/details/153874997zyp626Sat, 07 Mar 2026 11:23:36 +0800<![CDATA[FPGA设计杂谈之九：HRIO/HPIO/HDIO]]>https://blog.csdn.net/zyp626/article/details/152361518https://blog.csdn.net/zyp626/article/details/152361518zyp626Sun, 08 Feb 2026 11:13:06 +0800<![CDATA[Xilinx 7系列器件特性对比]]>https://blog.csdn.net/zyp626/article/details/151998365https://blog.csdn.net/zyp626/article/details/151998365zyp626Sun, 25 Jan 2026 10:57:44 +0800<![CDATA[Vivado2025.2版本功能]]>https://blog.csdn.net/zyp626/article/details/156338545https://blog.csdn.net/zyp626/article/details/156338545zyp626Sat, 27 Dec 2025 17:55:46 +0800<![CDATA[Vivado2025.1版本功能]]>https://blog.csdn.net/zyp626/article/details/151928906https://blog.csdn.net/zyp626/article/details/151928906zyp626Sun, 07 Dec 2025 09:54:24 +0800<![CDATA[FPGA设计杂谈之八：平均故障间隔时间MTBF]]>https://blog.csdn.net/zyp626/article/details/150472657https://blog.csdn.net/zyp626/article/details/150472657zyp626Sun, 30 Nov 2025 19:28:16 +0800<![CDATA[时序收敛方法二：Fanout优化]]>https://blog.csdn.net/zyp626/article/details/154603046https://blog.csdn.net/zyp626/article/details/154603046zyp626Sun, 09 Nov 2025 11:15:20 +0800<![CDATA[时序收敛方法一：控制集优化]]>https://blog.csdn.net/zyp626/article/details/153563172https://blog.csdn.net/zyp626/article/details/153563172zyp626Sun, 19 Oct 2025 12:18:22 +0800<![CDATA[AMD开发工具Vivado Vs Vitis]]>https://blog.csdn.net/zyp626/article/details/151292994https://blog.csdn.net/zyp626/article/details/151292994zyp626Sun, 12 Oct 2025 16:43:18 +0800<![CDATA[FPGA设计之时序收敛分析思路大全]]>https://blog.csdn.net/zyp626/article/details/151263283https://blog.csdn.net/zyp626/article/details/151263283zyp626Sun, 21 Sep 2025 12:13:19 +0800<![CDATA[静态时序分析详解之时序路径类型]]>https://blog.csdn.net/zyp626/article/details/150117290https://blog.csdn.net/zyp626/article/details/150117290zyp626Sun, 07 Sep 2025 11:08:43 +0800<![CDATA[FPGA设计杂谈之七：异步复位为何是Recovery/Removal分析？]]>https://blog.csdn.net/zyp626/article/details/149483299https://blog.csdn.net/zyp626/article/details/149483299zyp626Sun, 31 Aug 2025 11:57:42 +0800<![CDATA[FPGA常用资源之IO概述]]>https://blog.csdn.net/zyp626/article/details/147008739https://blog.csdn.net/zyp626/article/details/147008739zyp626Sun, 10 Aug 2025 10:14:59 +0800<![CDATA[FPGA设计杂谈之六：PVT和OCV]]>https://blog.csdn.net/zyp626/article/details/148197075https://blog.csdn.net/zyp626/article/details/148197075zyp626Sun, 20 Jul 2025 15:30:53 +0800<![CDATA[新手一文读懂时序约束与时序报告]]>https://blog.csdn.net/zyp626/article/details/149311468https://blog.csdn.net/zyp626/article/details/149311468zyp626Sun, 13 Jul 2025 16:28:19 +0800