- 博客(5)
- 收藏
- 关注
RSS订阅原创 Gate Level Simulation Comprehensive Overview
Gate Level Simulation Comprehensive Overview
2019-10-25 13:50:56
263
原创 SystemVerilog Coding Guidelines: Package import versus `include
Package import versus `include
2019-10-23 10:14:02
235
原创 SystemVerilog: The finer details of $unit versus $root
SystemVerilog: The finer details of $unit versus $root
2019-10-22 19:13:53
461
转载 Design Considerations for Digital VLSI
1Design procedures in VLSI SoCs are very complex. The designer should consider all possible states and inputs and design the chip in such a way that it works every time in every state and with every p...
2019-02-24 14:08:47
305
空空如也
空空如也
TA创建的收藏夹 TA关注的收藏夹
TA关注的人