- 博客(0)
- 资源 (2)
空空如也
A 100-MHz, 16-b, Direct Digital
Abstract—This paper describes the architecture and the IC
implementation of a direct digital frequency synthesizer (DDFS)
that is based on an angle rotation algorithm (similar to CORDIC).
It is shown that the architecture can be implemented as a
multiplierless, feedforward, and easily pipelineable datapath. A
prototype IC has been designed, fabricated in 1.0-m CMOS,
and tested. The IC produces 16-b sine and cosine outputs with
a spurious-free dynamic range of more than 100 dBc. A 36-b
frequency control word gives a tuning resolution of 0.0015 Hz at
a 100-MHz sampling rate.
2011-07-26
Simulation and Synthesis Techniques for Asynchronous
异步FIFO的经典设计。
An interesting technique for doing FIFO design is to perform asynchronous comparisons between the FIFO write
and read pointers that are generated in clock domains that are asynchronous to each other. The asynchronous FIFO
pointer comparison technique uses fewer synchronization flip-flops to build the FIFO. The asynchronous FIFO
comparison method requires additional techniques to correctly synthesize and analyze the design, which are detailed
in this paper.
2011-07-26
空空如也
TA创建的收藏夹 TA关注的收藏夹
TA关注的人