SystemVerilog参考手册3.1a（中英文版）+最新SV IEEE标准

于 2024-10-17 13:44:13 发布
阅读量1.1k 收藏 7
点赞数 5
版权声明：本文为博主原创文章，遵循 CC 4.0 BY-SA 版权协议，转载请附上原文出处链接和本声明。
本文链接：https://blog.csdn.net/gitblog_09799/article/details/143014726
版权

SystemVerilog参考手册3.1a（中英文版）+最新SV IEEE标准

【下载地址】SystemVerilog参考手册3.1a中英文版最新SVIEEE标准 本资源文件包含SystemVerilog参考手册3.1a的中英文版本以及最新的SV IEEE标准。该手册详细介绍了SystemVerilog的各种语法、数据类型、操作符、过程语句、类、随机约束、进程同步与通信、调度语义、时钟块、程序块、断言、层次结构、接口等内容 【下载地址】SystemVerilog参考手册3.1a中英文版最新SVIEEE标准 项目地址: https://gitcode.com/open-source-toolkit/bbdde

资源描述

本资源文件包含SystemVerilog参考手册3.1a的中英文版本以及最新的SV IEEE标准。该手册详细介绍了SystemVerilog的各种语法、数据类型、操作符、过程语句、类、随机约束、进程同步与通信、调度语义、时钟块、程序块、断言、层次结构、接口等内容。

目录结构

第1章 引言

  • 1.1 引言（信息性）

第2章 字面值

  • 2.1 引言（信息性）
  • 2.2 字面值语法
  • 2.3 整数和逻辑字面值
  • 2.4 实数字面值
  • 2.5 时间字面值
  • 2.6 字符串字面值
  • 2.7 数组字面值
  • 2.8 结构字面值

第3章 数据类型

  • 3.1 引言（信息性）
  • 3.2 数据类型语法
  • 3.3 整数数据类型
  • 3.4 实数和短实数数据类型
  • 3.5 空数据类型
  • 3.6 chandle数据类型
  • 3.7 字符串数据类型
  • 3.8 事件数据类型
  • 3.9 用户定义类型
  • 3.10 枚举
  • 3.11 结构和联合
  • 3.12 类
  • 3.13 单数和聚合类型
  • 3.14 类型转换
  • 3.15 $cast动态类型转换
  • 3.16 位流类型转换

第4章 数组

  • 4.1 引言（信息性）
  • 4.2 打包和解包数组
  • 4.3 多维数组
  • 4.4 数组索引和切片
  • 4.5 数组查询函数
  • 4.6 动态数组
  • 4.7 数组赋值
  • 4.8 数组作为参数
  • 4.9 关联数组
  • 4.10 关联数组方法
  • 4.11 关联数组赋值
  • 4.12 关联数组参数
  • 4.13 关联数组字面值
  • 4.14 队列
  • 4.15 数组操作方法

第5章 数据声明

  • 5.1 引言（信息性）
  • 5.2 数据声明语法
  • 5.3 常量
  • 5.4 变量
  • 5.5 作用域和生命周期
  • 5.6 网络、寄存器和逻辑
  • 5.7 信号别名
  • 5.8 类型兼容性

第6章 属性

  • 6.1 引言（信息性）
  • 6.2 默认属性类型

第7章 操作符和表达式

  • 7.1 引言（信息性）
  • 7.2 操作符语法
  • 7.3 赋值操作符
  • 7.4 逻辑和位类型操作
  • 7.5 通配符相等和不等
  • 7.6 实数操作符
  • 7.7 大小
  • 7.8 符号
  • 7.9 操作符优先级和结合性
  • 7.10 内置方法
  • 7.11 静态前缀
  • 7.12 连接
  • 7.13 解包数组表达式
  • 7.14 结构表达式
  • 7.15 标记联合表达式和成员访问
  • 7.16 聚合表达式
  • 7.17 操作符重载
  • 7.18 流操作符（打包/解包）
  • 7.19 条件操作符
  • 7.20 集合成员

第8章 过程语句和控制流

  • 8.1 引言（信息性）
  • 8.2 语句
  • 8.3 阻塞和非阻塞赋值
  • 8.4 选择语句
  • 8.5 循环语句
  • 8.6 跳转语句
  • 8.7 最终块
  • 8.8 命名块和语句标签
  • 8.9 禁用
  • 8.10 事件控制
  • 8.11 电平敏感序列控制
  • 8.12 过程赋值和解除赋值

第9章 进程

  • 9.1 引言（信息性）
  • 9.2 组合逻辑
  • 9.3 锁存逻辑
  • 9.4 时序逻辑
  • 9.5 连续赋值
  • 9.6 fork...join
  • 9.7 进程执行线程
  • 9.8 进程控制
  • 9.9 细粒度进程控制

第10章 任务和函数

  • 10.1 引言（信息性）
  • 10.2 任务
  • 10.3 函数
  • 10.4 任务和函数参数传递
  • 10.5 导入和导出函数

第11章 类

  • 11.1 引言（信息性）
  • 11.2 语法
  • 11.3 概述
  • 11.4 对象（类实例）
  • 11.5 对象属性
  • 11.6 对象方法
  • 11.7 构造函数
  • 11.8 静态类属性
  • 11.9 静态方法
  • 11.10 This
  • 11.11 赋值重命名和复制
  • 11.12 继承和子类
  • 11.13 重写成员
  • 11.14 Super
  • 11.15 类型转换
  • 11.16 链式构造函数
  • 11.17 数据隐藏和封装
  • 11.18 常量类属性
  • 11.19 抽象类和虚拟方法
  • 11.20 多态：动态方法查找
  • 11.21 类作用域解析操作符 ::
  • 11.22 块外声明
  • 11.23 参数化类
  • 11.24 Typedef类
  • 11.25 类和结构
  • 11.26 内存管理

第12章 随机约束

  • 12.1 引言（信息性）
  • 12.2 概述
  • 12.3 随机变量
  • 12.4 约束块
  • 12.5 随机化方法
  • 12.6 内联约束 — randomize() with
  • 12.7 使用rand_mode()禁用随机变量
  • 12.8 使用constraint_mode()控制约束
  • 12.9 动态约束修改
  • 12.10 内联随机变量控制
  • 12.11 作用域变量的随机化 — std::randomize()
  • 12.12 随机数系统函数和方法
  • 12.13 随机稳定性
  • 12.14 手动种子随机化
  • 12.15 随机加权案例 — randcase
  • 12.16 随机序列生成 — randsequence

第13章 进程同步与通信

  • 13.1 引言（信息性）
  • 13.2 信号量
  • 13.3 邮箱
  • 13.4 参数化邮箱
  • 13.5 事件
  • 13.6 事件排序：wait_order()
  • 13.7 事件变量

第14章 调度语义

  • 14.1 硬件模型及其验证环境的执行
  • 14.2 事件模拟
  • 14.3 分层事件调度器
  • 14.4 PLI回调控制点

第15章 时钟块

  • 15.1 引言（信息性）
  • 15.2 时钟块声明
  • 15.3 输入和输出偏移
  • 15.4 层次表达式
  • 15.5 多个时钟块中的信号
  • 15.6 时钟块作用域和生命周期
  • 15.7 多时钟块示例
  • 15.8 接口和时钟块
  • 15.9 时钟块事件
  • 15.10 周期延迟：##
  • 15.11 默认时钟
  • 15.12 输入采样
  • 15.13 同步事件
  • 15.14 同步驱动

第16章 程序块

  • 16.1 引言（信息性）
  • 16.2 程序构造
  • 16.3 多程序
  • 16.4 消除测试平台竞争
  • 16.5 周期/事件模式中的阻塞任务
  • 16.6 程序控制任务

第17章 断言

  • 17.1 引言（信息性）
  • 17.2 立即断言
  • 17.3 并发断言概述
  • 17.4 布尔表达式
  • 17.5 序列
  • 17.6 声明序列
  • 17.7 序列操作
  • 17.8 序列中的数据操作
  • 17.9 序列匹配时的子程序调用
  • 17.10 系统函数
  • 17.11 声明属性
  • 17.12 多时钟支持
  • 17.13 并发断言
  • 17.14 时钟解析
  • 17.15 绑定属性到作用域或实例
  • 17.16 期望语句

第18章 层次结构

  • 18.1 引言（信息性）
  • 18.2 包
  • 18.3 编译单元支持
  • 18.4 顶层实例
  • 18.5 模块声明
  • 18.6 嵌套模块
  • 18.7 外部模块
  • 18.8 端口声明
  • 18.9 端口表达式列表
  • 18.10 时间单位和精度
  • 18.11 模块实例
  • 18.12 端口连接规则
  • 18.13 命名空间
  • 18.14 层次名称

第19章 接口

  • 19.1 引言（信息性）
  • 19.2 接口语法
  • 19.3 接口中的端口
  • 19.4 端口
  • 19.5 接口和指定块
  • 19.6 接口中的任务和函数
  • 19.7 参数化接口

使用说明

本资源文件适用于需要深入了解SystemVerilog语言的工程师、学生和研究人员。通过阅读本手册，您可以全面掌握SystemVerilog的语法和特性，从而更好地进行硬件设计和验证工作。

贡献

如果您发现任何错误或有改进建议，欢迎提交问题或拉取请求。

许可证

本资源文件遵循[许可证名称]许可证。详情请参阅LICENSE文件。

【下载地址】SystemVerilog参考手册3.1a中英文版最新SVIEEE标准 本资源文件包含SystemVerilog参考手册3.1a的中英文版本以及最新的SV IEEE标准。该手册详细介绍了SystemVerilog的各种语法、数据类型、操作符、过程语句、类、随机约束、进程同步与通信、调度语义、时钟块、程序块、断言、层次结构、接口等内容 【下载地址】SystemVerilog参考手册3.1a中英文版最新SVIEEE标准 项目地址: https://gitcode.com/open-source-toolkit/bbdde

SystemVerilog3.1a中文参考手册.zip
12-24
SystemVerilog 3.1a 语言的中文参考手册，CHM格式，具有相当高的参考价值，具有相当高的参考价值，具有相当高的参考价值
SystemVerilog Reference Manual 3.1a（中英文版）+最新SV IEEE 标准
01-07
Table of Contents Section 1 Introduction to SystemVerilog ...................................................................................................... 1 Section 2 Literal Values.................................................................................................................................. 4 2.1 Introduction (informative) ...............................................................................................................4 2.2 Literal value syntax..........................................................................................................................4 2.3 Integer and logic literals ..................................................................................................................4 2.4 Real literals ......................................................................................................................................5 2.5 Time literals .....................................................................................................................................5 2.6 String literals....................................................................................................................................5 2.7 Array literals ....................................................................................................................................6 2.8 Structure literals ...............................................................................................................................6 Section 3 Data Types....................................................................................................................................... 8 3.1 Introduction (informative) ...............................................................................................................8 3.2 Data type syntax...............................................................................................................................9 3.3 Integer data types ...........................................................................................................................10 3.4 Real and shortreal data types .........................................................................................................11 3.5 Void data type ................................................................................................................................11 3.6 chandle data type ...........................................................................................................................11 3.7 String data type ..............................................................................................................................12 3.8 Event data type...............................................................................................................................16 3.9 User-defined types .........................................................................................................................16 3.10 Enumerations .................................................................................................................................17 3.11 Structures and unions.....................................................................................................................22 3.12 Class...............................................................................................................................................26 3.13 Singular and aggregate types .........................................................................................................27 3.14 Casting ...........................................................................................................................................27 3.15 $cast dynamic casting ....................................................................................................................28 3.16 Bit-stream casting ..........................................................................................................................29 Section 4 Arrays ............................................................................................................................................ 32 4.1 Introduction (informative) .............................................................................................................32 4.2 Packed and unpacked arrays ..........................................................................................................32 4.3 Multiple dimensions ......................................................................................................................33 4.4 Indexing and slicing of arrays........................................................................................................34 4.5 Array querying functions ...............................................................................................................35 4.6 Dynamic arrays ..............................................................................................................................35 4.7 Array assignment ...........................................................................................................................37 4.8 Arrays as arguments.......................................................................................................................38 4.9 Associative arrays ..........................................................................................................................39 4.10 Associative array methods .............................................................................................................41 4.11 Associative array assignment.........................................................................................................44 4.12 Associative array arguments ..........................................................................................................44 4.13 Associative array literals................................................................................................................44 4.14 Queues ...........................................................................................................................................45 4.15 Array manipulation methods .........................................................................................................47 Section 5 Data Declarations ......................................................................................................................... 52 5.1 Introduction (informative) .............................................................................................................52 5.2 Data declaration syntax..................................................................................................................52 5.3 Constants........................................................................................................................................52 Accellera SystemVerilog 3.1a Extensions to Verilog-2001 viii Copyright 2004 Accellera. All rights reserved . 5.4 Variables ........................................................................................................................................53 5.5 Scope and lifetime .........................................................................................................................54 5.6 Nets, regs, and logic.......................................................................................................................55 5.7 Signal aliasing................................................................................................................................56 5.8 Type compatibility .........................................................................................................................58 Section 6 Attributes....................................................................................................................................... 61 6.1 Introduction (informative) .............................................................................................................61 6.2 Default attribute type .....................................................................................................................61 Section 7 Operators and Expressions.......................................................................................................... 62 7.1 Introduction (informative) .............................................................................................................62 7.2 Operator syntax..............................................................................................................................62 7.3 Assignment operators ....................................................................................................................62 7.4 Operations on logic and bit types ..................................................................................................63 7.5 Wild equality and wild inequality..................................................................................................63 7.6 Real operators ................................................................................................................................64 7.7 Size.................................................................................................................................................64 7.8 Sign ................................................................................................................................................64 7.9 Operator precedence and associativity ..........................................................................................64 7.10 Built-in methods ............................................................................................................................65 7.11 Static Prefixes ................................................................................................................................66 7.12 Concatenation ................................................................................................................................67 7.13 Unpacked array expressions ..........................................................................................................67 7.14 Structure expressions .....................................................................................................................68 7.15 Tagged union expressions and member access..............................................................................70 7.16 Aggregate expressions ...................................................................................................................71 7.17 Operator overloading .....................................................................................................................72 7.18 Streaming operators (pack / unpack) .............................................................................................73 7.19 Conditional operator ......................................................................................................................77 7.20 Set membership..............................................................................................................................77 Section 8 Procedural Statements and Control Flow.................................................................................. 79 8.1 Introduction (informative) .............................................................................................................79 8.2 Statements ......................................................................................................................................79 8.3 Blocking and nonblocking assignments ........................................................................................80 8.4 Selection statements.......................................................................................................................81 8.5 Loop statements .............................................................................................................................87 8.6 Jump statements.............................................................................................................................89 8.7 Final blocks....................................................................................................................................89 8.8 Named blocks and statement labels ...............................................................................................90 8.9 Disable ...........................................................................................................................................90 8.10 Event control..................................................................................................................................91 8.11 Level-sensitive sequence controls .................................................................................................93 8.12 Procedural assign and deassign removal .......................................................................................94 Section 9 Processes........................................................................................................................................ 95 9.1 Introduction (informative) .............................................................................................................95 9.2 Combinational logic.......................................................................................................................95 9.3 Latched logic..................................................................................................................................96 9.4 Sequential logic..............................................................................................................................96 9.5 Continuous assignments ................................................................................................................96 9.6 fork...join........................................................................................................................................97 9.7 Process execution threads ..............................................................................................................98 Accellera Extensions to Verilog-2001 SystemVerilog 3.1a Copyright 2004 Accellera. All rights reserved. ix 9.8 Process control ...............................................................................................................................98 9.9 Fine-grain process control ...........................................................................................................100 Section 10 Tasks and Functions................................................................................................................... 102 10.1 Introduction (informative) ...........................................................................................................102 10.2 Tasks ............................................................................................................................................103 10.3 Functions......................................................................................................................................104 10.4 Task and function argument passing ...........................................................................................106 10.5 Import and export functions.........................................................................................................109 Section 11 Classes.......................................................................................................................................... 111 11.1 Introduction (informative) ...........................................................................................................111 11.2 Syntax ..........................................................................................................................................112 11.3 Overview......................................................................................................................................113 11.4 Objects (class instance)................................................................................................................113 11.5 Object properties..........................................................................................................................114 11.6 Object methods ............................................................................................................................114 11.7 Constructors .................................................................................................................................115 11.8 Static class properties...................................................................................................................116 11.9 Static methods..............................................................................................................................116 11.10 This ..............................................................................................................................................116 11.11 Assignment, re-naming and copying ...........................................................................................117 11.12 Inheritance and subclasses ...........................................................................................................118 11.13 Overridden members....................................................................................................................119 11.14 Super ............................................................................................................................................119 11.15 Casting .........................................................................................................................................120 11.16 Chaining constructors ..................................................................................................................120 11.17 Data hiding and encapsulation .....................................................................................................121 11.18 Constant class properties .............................................................................................................121 11.19 Abstract classes and virtual methods ...........................................................................................122 11.20 Polymorphism: dynamic method lookup.....................................................................................123 11.21 Class scope resolution operator :: ................................................................................................123 11.22 Out of block declarations .............................................................................................................124 11.23 Parameterized classes ..................................................................................................................125 11.24 Typedef class ...............................................................................................................................126 11.25 Classes and structures ..................................................................................................................126 11.26 Memory management ..................................................................................................................127 Section 12 Random Constraints .................................................................................................................. 128 12.1 Introduction (informative) ...........................................................................................................128 12.2 Overview......................................................................................................................................128 12.3 Random variables ........................................................................................................................131 12.4 Constraint blocks .........................................................................................................................132 12.5 Randomization methods ..............................................................................................................145 12.6 In-line constraints — randomize() with.......................................................................................147 12.7 Disabling random variables with rand_mode() ...........................................................................148 12.8 Controlling constraints with constraint_mode() ..........................................................................149 12.9 Dynamic constraint modification.................................................................................................150 12.10 In-line random variable control ...................................................................................................150 12.11 Randomization of scope variables — std::randomize()...............................................................151 12.12 Random number system functions and methods .........................................................................153 12.13Random stability ..........................................................................................................................154 12.14 Manually seeding randomize .......................................................................................................156 12.15 Random weighted case — randcase ............................................................................................157 Accellera SystemVerilog 3.1a Extensions to Verilog-2001 x Copyright 2004 Accellera. All rights reserved . 12.16 Random sequence generation — randsequence...........................................................................158 Section 13 Interprocess Synchronization and Communication................................................................ 166 13.1 Introduction (informative) ...........................................................................................................166 13.2 Semaphores ..................................................................................................................................166 13.3 Mailboxes.....................................................................................................................................167 13.4 Parameterized mailboxes .............................................................................................................170 13.5 Event ............................................................................................................................................171 13.6 Event sequencing: wait_order() ...................................................................................................172 13.7 Event variables.............................................................................................................................173 Section 14 Scheduling Semantics................................................................................................................. 176 14.1 Execution of a hardware model and its verification environment ...............................................176 14.2 Event simulation ..........................................................................................................................176 14.3 The stratified event scheduler ......................................................................................................176 14.4 The PLI callback control points...................................................................................................180 Section 15 Clocking Blocks .......................................................................................................................... 181 15.1 Introduction (informative) ...........................................................................................................181 15.2 Clocking block declaration ..........................................................................................................181 15.3 Input and output skews ................................................................................................................183 15.4 Hierarchical expressions ..............................................................................................................184 15.5 Signals in multiple clocking blocks .............................................................................................185 15.6 Clocking block scope and lifetime...............................................................................................185 15.7 Multiple clocking blocks example ...............................................................................................185 15.8 Interfaces and clocking blocks.....................................................................................................186 15.9 Clocking block events..................................................................................................................187 15.10 Cycle delay: ## ............................................................................................................................187 15.11 Default clocking...........................................................................................................................188 15.12 Input sampling .............................................................................................................................189 15.13 Synchronous events .....................................................................................................................189 15.14 Synchronous drives......................................................................................................................190 Section 16 Program Block............................................................................................................................ 193 16.1 Introduction (informative) ...........................................................................................................193 16.2 The program construct .................................................................................................................193 16.3 Multiple programs........................................................................................................................195 16.4 Eliminating testbench races .........................................................................................................195 16.5 Blocking tasks in cycle/event mode.............................................................................................196 16.6 Program control tasks ..................................................................................................................196 Section 17 Assertions ................................................................................................................................... 198 17.1 Introduction (informative) ...........................................................................................................198 17.2 Immediate assertions....................................................................................................................198 17.3 Concurrent assertions overview...................................................................................................200 17.4 Boolean expressions ....................................................................................................................201 17.5 Sequences.....................................................................................................................................203 17.6 Declaring sequences ....................................................................................................................206 17.7 Sequence operations ....................................................................................................................208 17.8 Manipulating data in a sequence..................................................................................................224 17.9 Calling subroutines on match of a sequence................................................................................228 17.10 System functions..........................................................................................................................229 17.11 Declaring properties.....................................................................................................................229 17.12 Multiple clock support .................................................................................................................240 Accellera Extensions to Verilog-2001 SystemVerilog 3.1a Copyright 2004 Accellera. All rights reserved. xi 17.13 Concurrent assertions...................................................................................................................246 17.14 Clock resolution ...........................................................................................................................252 17.15 Binding properties to scopes or instances....................................................................................258 17.16 The expect statement ...................................................................................................................259 Section 18 Hierarchy..................................................................................................................................... 261 18.1 Introduction (informative) ...........................................................................................................261 18.2 Packages.......................................................................................................................................261 18.3 Compilation unit support .............................................................................................................265 18.4 Top-level instance........................................................................................................................266 18.5 Module declarations.....................................................................................................................267 18.6 Nested modules............................................................................................................................267 18.7 Extern modules ............................................................................................................................269 18.8 Port declarations ..........................................................................................................................270 18.9 List of port expressions................................................................................................................271 18.10 Time unit and precision ...............................................................................................................271 18.11 Module instances .........................................................................................................................272 18.12 Port connection rules ...................................................................................................................276 18.13 Name spaces ................................................................................................................................277 18.14 Hierarchical names ......................................................................................................................278 Section 19 Interfaces ..................................................................................................................................... 279 19.1 Introduction (informative) ...........................................................................................................279 19.2 Interface syntax............................................................................................................................280 19.3 Ports in interfaces.........................................................................................................................284 19.4 Modports ......................................................................................................................................285 19.5 Interfaces and specify blocks .......................................................................................................291 19.6 Tasks and functions in interfaces.................................................................................................291 19.7 Parameterized interfaces ..............................................................................................................297 19.8 Virtual interfaces..........................................................................................................................299 19.9 Access to interface objects...........................................................................................................303 Section 20 Coverage...................................................................................................................................... 305 20.1 Introduction (informative) ...........................................................................................................305 20.2 Defining the coverage model: covergroup...................................................................................306 20.3 Using covergroup in classes ........................................................................................................308 20.4 Defining coverage points .............................................................................................................309 20.5 Defining cross coverage...............................................................................................................315 20.6 Specifying coverage options ........................................................................................................319 20.7 Predefined coverage methods ......................................................................................................324 20.8 Predefined coverage system tasks and functions .........................................................................324 20.9 Organization of option and type_option members ......................................................................324 Section 21 Parameters .................................................................................................................................. 326 21.1 Introduction (informative) ...........................................................................................................326 21.2 Parameter declaration syntax .......................................................................................................327 Section 22 Configuration Libraries............................................................................................................. 330 22.1 Introduction (informative) ...........................................................................................................330 22.2 Libraries .......................................................................................................................................330 Section 23 System Tasks and System Functions ........................................................................................ 331 23.1 Introduction (informative) ...........................................................................................................331 23.2 Elaboration-time typeof function.................................................................................................331 Accellera SystemVerilog 3.1a Extensions to Verilog-2001 xii Copyright 2004 Accellera. All rights reserved . 23.3 Typename function ......................................................................................................................331 23.4 Expression size system function ..................................................................................................332 23.5 Range system function.................................................................................................................333 23.6 Shortreal conversions...................................................................................................................333 23.7 Array querying system functions .................................................................................................334 23.8 Assertion severity system tasks ...................................................................................................335 23.9 Assertion control system tasks.....................................................................................................336 23.10 Assertion system functions ..........................................................................................................336 23.11 Random number system functions...............................................................................................337 23.12 Program control ...........................................................................................................................337 23.13 Coverage system functions ..........................................................................................................337 23.14 Enhancements to Verilog-2001 system tasks ..............................................................................337 23.15 $readmemb and $readmemh........................................................................................................338 23.16 $writememb and $writememh .....................................................................................................338 23.17 File format considerations for multi-dimensional unpacked arrays ............................................339 23.18 System task arguments for multi-dimensional unpacked arrays .................................................340 Section 24 VCD Data .................................................................................................................................... 342 Section 25 Compiler Directives.................................................................................................................... 343 25.1 Introduction (informative) ...........................................................................................................343 25.2 ‘define macros..............................................................................................................................343 25.3 `include ........................................................................................................................................344 Section 26 Features under consideration for removal from SystemVerilog ........................................... 345 26.1 Introduction (informative) ...........................................................................................................345 26.2 Defparam statements....................................................................................................................345 26.3 Procedural assign and deassign statements..................................................................................345 Section 27 Direct Programming Interface (DPI) ....................................................................................... 347 27.1 Overview......................................................................................................................................347 27.2 Two layers of the DPI ..................................................................................................................348 27.3 Global name space of imported and exported functions..............................................................349 27.4 Imported tasks and functions .......................................................................................................349 27.5 Calling imported functions ..........................................................................................................355 27.6 Exported functions .......................................................................................................................356 27.7 Exported tasks..............................................................................................................................357 27.8 Disabling DPI tasks and functions...............................................................................................357 Section 28 SystemVerilog Assertion API .................................................................................................... 359 28.1 Requirements ...............................................................................................................................359 28.2 Extensions to VPI enumerations..................................................................................................359 28.3 Static information ........................................................................................................................360 28.4 Dynamic information ...................................................................................................................363 28.5 Control functions .........................................................................................................................366 Section 29 SystemVerilog Coverage API .................................................................................................... 368 29.1 Requirements ...............................................................................................................................368 29.2 SystemVerilog real-time coverage access ...................................................................................369 29.3 FSM recognition ..........................................................................................................................374 29.4 VPI coverage extensions..............................................................................................................377 Section 30 SystemVerilog Data Read API .................................................................................................. 381 30.1 Introduction (informative) ...........................................................................................................381 Accellera Extensions to Verilog-2001 SystemVerilog 3.1a Copyright 2004 Accellera. All rights reserved. xiii 30.2 Requirements ...............................................................................................................................381 30.3 Extensions to VPI enumerations..................................................................................................382 30.4 VPI object type additions.............................................................................................................383 30.5 Object model diagrams ................................................................................................................385 30.6 Usage extensions to VPI routines ................................................................................................387 30.7 VPI routines added in SystemVerilog .........................................................................................388 30.8 Reading data ................................................................................................................................389 30.9 Optionally unloading the data......................................................................................................399 30.10 Reading data from multiple databases and/or different read library providers ...........................399 30.11VPI routines extended in SystemVerilog.....................................................................................402 30.12VPI routines added in SystemVerilog .........................................................................................403 Section 31 SystemVerilog VPI Object Model............................................................................................. 407 31.1 Introduction (informative) ...........................................................................................................407 31.2 Instance .......................................................................................................................................409 31.3 Interface ......................................................................................................................................410 31.4 Program........................................................................................................................................410 31.5 Module (supersedes IEEE 1364-2001 26.6.1) ............................................................................411 31.6 Modport ......................................................................................................................................412 31.7 Interface tf decl ............................................................................................................................412 31.8 Ports (supersedes IEEE 1364-2001 26.6.5) .................................................................................413 31.9 Ref Obj.........................................................................................................................................414 31.10 Variables (supersedes IEEE 1364-2001 section 26.6.8) .............................................................416 31.11 Var Select (supersedes IEEE 1364-2001 26.6.8).........................................................................418 31.12 Typespec ......................................................................................................................................419 31.13 Variable Drivers and Loads (supersedes IEEE 1364-2001 26.6.23) ...........................................421 31.14 Instance Arrays (supersedes IEEE 1364-2001 26.6.2) ................................................................421 31.15 Scope (supersedes IEEE 1364-2001 26.6.3) ...............................................................................422 31.16 IO Declaration (supersedes IEEE 1364-2001 26.6.4) .................................................................423 31.17 Clocking Block ...........................................................................................................................424 31.18 Class Object Definition................................................................................................................425 31.19 Constraint, constraint ordering, distribution, ...............................................................................426 31.20 Constraint expression...................................................................................................................427 31.21 Class Variables ...........................................................................................................................428 31.23 Named Events (supersedes IEEE 1364-2001 26.6.11) ................................................................430 31.24 Task, Function Declaration (supersedes IEEE 1364-2001 26.6.18)............................................431 31.25 Alias Statement ...........................................................................................................................432 31.26 Frames (supersedes IEEE 1364-2001 26.6.20)............................................................................433 31.27 Threads.........................................................................................................................................434 31.28 tf call (supersedes IEEE 1364-2001 26.6.19) ..............................................................................435 31.29 Module path, path term (supersedes IEEE 1364-2001 26.6.15) .................................................436 31.30 Concurrent assertions ..................................................................................................................437 31.31 Property Decl ..............................................................................................................................437 31.32 Property Specification .................................................................................................................438 31.33 Multiclock Sequence Expression ................................................................................................439 31.34 Sequence Declaration .................................................................................................................440 31.35 Sequence Expression ..................................................................................................................441 31.36 Attribute (supersedes IEEE 1364-2001 26.6.42) ........................................................................442 31.37 Atomic Statement (supersedes IEEE 1364-2001 26.6.27) .........................................................443 31.38 If, if else, return, case, do while (supersedes IEEE 1364-2001 26.6.35, 26.6.36).......................444 31.39 waits, disables, expect, foreach (supersedes IEEE 1364 26.6.38) ...............................................445 31.40 Simple expressions (supersedes IEEE 1364-2001 26.6.25) ........................................................446 31.41 Expressions (supersedes IEEE 1364-2001 26.6.26) ....................................................................447 31.42 Event control (supersedes IEEE 1364-2001 26.6.30)..................................................................448 Accellera SystemVerilog 3.1a Extensions to Verilog-2001 xiv Copyright 2004 Accellera. All rights reserved . 31.43 Event stmt (supersedes IEEE 1364-2001 26.6.27) .....................................................................448 31.44 Process (supersedes IEEE 1364-2001 26.6.27) ..........................................................................449 31.45 Assignment (supersedes IEEE 1364-2001 26.6.28) ...................................................................449 Annex A Formal Syntax.............................................................................................................................. 451 Annex B Keywords ...................................................................................................................................... 488 Annex C Std Package ................................................................................................................................. 490 Annex D Linked Lists................................................................................................................................. 492 Annex E DPI C-layer .................................................................................................................................. 498 Annex F Include files .................................................................................................................................. 523 Annex G Inclusion of Foreign Language Code ......................................................................................... 529 Annex H Formal Semantics of Concurrent Assertions ............................................................................ 533 Annex I sv_vpi_user.h................................................................................................................................ 544 Annex J Glossary ........................................................................................................................................ 553 Annex K Bibliography................................................................................................................................. 555 Index 557
SystemVerilog 3.1a 语言参考手册【中文版】
11-19
随着FPGA和ASIC开发的规模越来越大，功能越来越复杂，对验证和开发的要求越来越高，systemverilog无论在开发还是在验证上都有verilog/vhdl无可比拟的优越性。该文档是systemverilog标准的中文版，具有相当高的参考价值。
SystemVerilog3.1a语言参考手册PDF版中文
01-12
根据chm版, SystemVerilog3.1a语言参考手册.chm, 将它转化成PDF版, PDF更利于阅读, 标注, 高亮等. 虽然是3.1版, 但大部分sv特性已经被覆盖到. 原文附注: 文档版本：v0.0.00Beta 更新日期：2006-05-21 本译文仅为学习及提供更多信息之目的，任何人不得将其用作商业用途。除非特别声明，原文版权归作者所有，如有转摘请注明原作者以及译者（FPGA技术网）信息。本译文会不断更新，要获得本译文的最新版本请查看本文的在线版本SystemVerilog 3.1a 语言参考手册。 由于时间及译者水平所限，译文中的错误在所难免。如果您对本主题有何建议或意见，请登陆FPGA开发者家园提交，让我们共同完善这项工作，您的参与是我们前进的动力。
SystemVerilog 语言参考手册3.1a 中文+英文版
09-08
SystemVerilog 语言参考手册3.1a 中文和英文版合集 SystemVerilog 语言参考手册3.1a 中文和英文版合集 SystemVerilog 语言参考手册3.1a 中文和英文版合集 SystemVerilog 语言参考手册3.1a 中文和英文版合集
SystemVerilog3.1a语言参考手册.chm
08-16
SystemVerilog3.1a语言参考手册
SystemVerilog 3.1a语言参考手册.CHM
10-28
SystemVerilog 3.1a语言参考手册.CHM SystemVerilog 3.1a语言参考手册.CHM SystemVerilog 3.1a语言参考手册.CHM
SystemVerilog标准手册
10-29
systemverilog的IEEE标准文档，学习SV的最好参考资料,下载于IEEE官网，１８００－２０１７
system verilog_IEEE官方标准手册-2012_IEEE_P1800
08-07
systemverilog 语法标准手册 你手上必须准备Verilog或者VHDL的官方文档，《verilog_IEEE官方标准手册-2005_IEEE_P1364》、《IEEE Standard VHDL Language_2008》，以便遇到一些语法问题的时候能查一下。
SystemVerilog 3.1 标准参考手册
06-08
SystemVerilog 3.1的参考手册，经典的SystemVerilog教材、参考和实例。介绍详细，实例全面。
IEEE system verilog 3.1a 语言参考手册 中文版
09-08
IEEE system verilog 3.1a 语言参考手册 中文版
System Verilog 3.1a 语言参考手册 exe格式
09-20
System Verilog 3.1a 语言参考手册 exe格式
SystemVerilog参考手册
11-18
SystemVerilog参考手册
systemverilog 断言手册
06-06
本书描述了assertion的基本语法及用途，相信会给你带来些许帮助！
全面解析SystemVerilog 3.1a标准及最新IEEE规范
在深入讨论《SystemVerilog Reference Manual 3.1a（中英文版）+最新SV IEEE 标准》中涉及的关键知识点之前，让我们先了解一下SystemVerilog（SV）的重要性。SystemVerilog是一种硬件描述语言（HDL），被广泛应用于...
SystemVerilog 3.1a中文参考手册精要
以上就是SystemVerilog 3.1a中文参考手册中可能包含的重要知识点概述。这份手册的CHM格式（即已编译的HTML帮助文件）表明它是一种便于阅读和搜索的格式，非常适合工程师在日常工作中快速查找相关信息和用法，无论是...
硬件设计和验证语言SystemVerilog
03-31
这个资源包包含两个主要部分：1800-2017版的IEEE英文标准和部分中文解读的说明文档，即"SV 语言参考手册.pdf"。 首先，让我们深入了解一下SystemVerilog的基本概念。SystemVerilog是基于Verilog HDL的扩展，增加了...
SystemVerilog 3.1a：硬件描述语言扩展指南
SystemVerilog 3.1a是Verilog的一个重要扩展版本，它在IEEE 1364-2001标准的基础上增加了许多新特性和功能，以满足更复杂的系统级设计和验证需求。该语言参考手册详细介绍了这些扩展，是理解和使用SystemVerilog的...
评论
添加红包

请填写红包祝福语或标题

个

红包个数最小为10个

元

红包金额最低5元

当前余额3.43元 前往充值 >
需支付：10.00元
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包

打赏作者

薄群洋Drew

你的鼓励将是我创作的最大动力

¥1 ¥2 ¥4 ¥6 ¥10 ¥20
扫码支付：¥1
获取中
扫码支付

您的余额不足，请更换扫码支付或充值

打赏作者

实付元
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明：

1.余额是钱包充值的虚拟货币，按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载，可以购买VIP、付费专栏及课程。

余额充值