自定义博客皮肤VIP专享

*博客头图:

格式为PNG、JPG,宽度*高度大于1920*100像素,不超过2MB,主视觉建议放在右侧,请参照线上博客头图

请上传大于1920*100像素的图片!

博客底图:

图片格式为PNG、JPG,不超过1MB,可上下左右平铺至整个背景

栏目图:

图片格式为PNG、JPG,图片宽度*高度为300*38像素,不超过0.5MB

主标题颜色:

RGB颜色,例如:#AFAFAF

Hover:

RGB颜色,例如:#AFAFAF

副标题颜色:

RGB颜色,例如:#AFAFAF

自定义博客皮肤

-+
  • 博客(0)
  • 资源 (3)
  • 收藏
  • 关注

空空如也

TI四路驱动电源参考设计.pdf

• Isolated Power Supply for Insulated-Gate Bipolar including methodology, testing, and design files to Transistor (IGBT) Gate Drive quickly evaluate and customize the system. TI Designs • Supports Six IGBT Gate Drivers for 3-Phase help you accelerate your time to market. Inverter (Each Arm in Half-Bridge Configuration) Design Resources • Positive and Negative, Low-Ripple ( < 200 mV) Bias Outputs for Each IGBT of Three-Phase TIDA-00199 Design Page Inverter: 15 V and –8 V LM5160 Product Folder • Operates With 24-V ±20% Input Range ISO5500EVM Tool Folder • Fly-Buck Topology Provides Easy-to-Design Multi- C2000 Piccolo Tool Folder Output Isolated Power Supply Solution With LaunchPAD™ Primary Side Regulation • Output Power: 2.3 W Per IGBT ASK Our E2E Experts • Peak Efficiency of 82% at Balanced Full-Load WEBENCH® Calculator Tools • Output Capacitors Rated to Support Up to 6-A Peak Gate Drive Currents • Design Validated With TI’s Isolated

2020-07-23

Discrete Isolated IGBT Gate Driv.pdf

针对SiC MOSFET的基本特性,对其驱动和保护电路的设计提出以下要求:(1)驱动能力满足要求,要能够提供足够的驱动功率和驱动电流。(2)合理设置门极驱动电阻和Cgs电容,适当增大开关时间,减小di/dt和du/dt,降低电路寄生参数带来的桥臂串扰问题。(3)由于SiC MOSFET的导通阈值电压很低,为保证器件可靠关断,必须采取负压关断来抑制桥臂串扰。(4)PCB布局合理,减小驱动回路面积,避免门极电压振荡。

2020-07-23

具有双级关断保护功能的汽车双通道SiC MOSFET 栅极驱动器 参考设计 1.pdf

SiCDescription This reference design is an automotive qualified, isolated gate-driver solution for driving Silicon Carbide (SiC) MOSFETs in half-bridge configuration. The design includes two push-pull bias supplies for the dual-channel isolated gate drivers, respectively, and each supply provides 15 V and –4-V output voltage and 1-W output power. The gate driver is capable of delivering 4-A source and 6-A sink peak current. The driver implements reinforced isolation and can withstand 8-kV Peak and 5.7-kV RMS isolation voltage and > 100-V/ns common mode transient immunity (CMTI). The reference design contains the two-level turnoff circuit, which protects the MOSFET from voltage overshoot during a short-circuit scenario. The DESAT detection threshold and the delay time for second stage turnoff are configurable. The ISO7721- Q1 digital isolator is implemented for interfacing the signals of fault and reset. All was designed on a twolayer PCB board with a compact form factor of 40 mm × 40 mm.

2020-07-23

空空如也

TA创建的收藏夹 TA关注的收藏夹

TA关注的人

提示
确定要删除当前文章?
取消 删除