Realtek带HSGMII/SGMII接口的多口PHY/Switch可选型的料号

2022年很多主流的CPU平台如高通-Atheros IPQ5018/Rockchip平台都支持更高速率的SGMII/HSGMII接口了，而HSGMII的速率更是可以支持到3.125GHZ，如下图，而RTL8367S是Realtek近年所推的一颗性价比非常高的一颗芯片（成本也比较低），目前已经广泛运用到各大平台上，而且这颗也是可以单独用在交换机领域，这颗搭配组合方式可以多样，很多厂商来做4GE+2GE(4千兆电口+2千兆电口)，8GE+2GE+2SFP(8个千兆电口+2个千兆电口+2个千兆光口)，尤其是在2021-2022年Realtek整体缺货的年份，这颗是广大中小厂商的出货主力。

如下是RTL8367S Datesheet介绍和方框图

The RTL8367S-CG is a LQFP-128, high-performance 5+2-port 10/100/1000M Ethernet switch featuring

a low-power integrated 5-Port Giga-PHY that supports 1000Base-T, 100Base-TX, and 10Base-T.

For specific applications, the RTL8367S supports one extra interface that could be configured as

MII/RGMII interfaces. The RTL8367S also supports one SerDes interface that could be configured as

SGMII/HSGMII interfaces. The RTL8367S integrates all the functions of a high-speed switch system;

including SRAM for packet buffering, non-blocking switch fabric, and internal register management into

a single CMOS device. Only a 25MHz crystal is required; an optional EEPROM is offered for internal

register configuration.

The embedded packet storage SRAM in the RTL8367S features superior memory management

technology to efficiently utilize memory space. The RTL8367S integrates a 2K-entry look-up table with a

4-way XOR Hashing algorithm for address searching and learning. The table provides read/write access

from the EEPROM Serial Management Interface (SMI), Media Independent Interface Management

(MIIM), or SPI Interface. Each of the table entries can be configured as a static entry. The entry aging

time is between 200 and 400 seconds. Eight Filtering Databases are used to provide Independent VLAN

Learning and Shared VLAN Learning (IVL/SVL) functions.

The Extension GMAC1 of the RTL8367S implements SGMII/HSGMII interfaces, and the Extension

GMAC2 of the RTL8367S implements MII/RGMII interfaces. These interfaces could be connected to an

external PHY, MAC, CPU, or RISC for specific applications. In router applications, the RTL8367S

supports Port VID (PVID) for each port to insert a PVID in the VLAN tag on egress. When using this

function, VID information carried in the VLAN tag will be changed to PVID.

N