systemverilog
莫菲wei
每天进步一些
展开
-
systemverilog数据类型
bit b; // 2-state, single-bitbit [31:0] b32; // 2-state, 32-bit unsigned integerint i; // 2-state, 32-bit signed integerbyte b8; // 2-state, 8-bit signed integershortint s; // 2-state, 16-bit signed integerlongint l; // 2-state, 64-bit signed integer.原创 2021-05-25 17:22:04 · 169 阅读 · 0 评论 -
systemverilog队列
队列的一个简单使用是通过自带的方法实现FIFO(先进先出)push_back()pop_front()代码:int dyn[],d2[]; initial begin dyn = new[5]; foreach(dyn[j])dyn[j]=j; d2 =dyn; d2[0]=5; $display(dyn[0],d2[0]); dyn = new[20](dyn); $display(dyn);原创 2021-05-25 17:04:13 · 1306 阅读 · 0 评论 -
systemverilog 关联数组
systemverilog 关联数组关联数组补充:systemverilog中的移位 << >> >>>关联数组代码:initial begin bit [63:0] assoc[bit[63:0]],num=1; repeat(64) begin assoc[num] = num; num = num << 1; end foreach (assoc[i]) $display("assoc[%h]=%h原创 2021-05-25 16:20:40 · 1599 阅读 · 0 评论