remrum的博客

Bubble Sort manner used in Verilog to achieve, so that we can achieve the orderly output signal, in order to provide an orderly signal control equipment.

Forth CPU Core for FPGAs