超长指令字计算机,基于MIPS指令集的超标量和超长指令字混合架构处理器设计...

[1] Hennessy J L, Pattersn D A. Computer architecture：a quantitative approach[M] . [S. l. ] ：Morgan Kaufmann, 2012：148-259.

[2] Lin T J, Chao C M, Liu C H, et al. A unified processor architecture for RISC & VLIW DSP[C] //Proc of the 15th ACM Great Lakes Symposium on VLSI. [S. l. ] ：ACM Press, 2005：50-55.

[3] Villavieja C, Joao J A, MiftakhutdinoV R, et al. Yoga：a hybrid dynamic VLIW/OoO processor[EB/OL] . [2014-03] . http：//hps. ece. utexas. edu/pub/TR-HPS-2014-001. pdf.

[4] Sima D. Supescalar instruction issue[J] . IEEE Micro, 1997, 17(5)：28-39.

[5] Shen Zheng, He Hu, Yang Xu, et al. Architecture design of a variable length instruction set VLIW DSP[J] . Tsinghua Science & Technology, 2009, 14(5)：561-569.

[6] Fisher J A, Faraboschi P, Young C. VLIW processors：from blue sky to best buy[J] . IEEE Solid-State Circuits Magazine, 2009, 1(2)：10-17.

[7] Cotofana S, Vassiliadis S. On the design complexity of the issue logic of superscalar machines[C] //Proc of the 24th Euromicro Conference. [S. l. ] ：IEEE Press, 1998：277-284.

[8] MIPS64 architecture for programmers volume Ⅱ：the MIPS instruction set[EB/OL] . (2014). http：//www. mips. com.

[9] Wang Jian, Su Bogong. Software pipelining of nested loops for real-time DSP application[C] //Proc of IEEE International Conference on Acoustics, Speech and Signal Processing. [S. l. ] ：IEEE Press, 1998：3065-3068.

[10] Kumura T, Ikekawa M, Yoshida M, et al. VLIW DSP for mobile applications[J] . IEEE Signal Procssing Magzine, 2002, 19(4)：10-21.