hr签核系统可以用python做吗_[上海/北京/西安]兆芯2020年校招&社招内推[IC全流程软硬职位]...

Job TitleJob Description工作地点

ASIC  Design Engineer(X86/SOC)-急聘【Responsibilities】

1. X86 CPU /Chipset/SOC Design development

2. Timing verification, logic / physical synthesis, formal verification,  and etc.

3. System verification, debugging and performance analyzing

4. Functional behavior model development;

5. Function verification vectors development and debugging;

6. Emulation verification and debugging.

【Requirements】

1. MS/PHD in Microelectronic, Computer Science,  Communication, EE, Automation and related;

2. Knowledge of digital circuit design, computer system architecture;

3. Familiar with Verilog/VHDL, and behavior modeling;

4. Experience with Design tools such as simulator, logic synthesis;

5. Strong problem solving and debugging skills;

6. Good English language skill;

7. Knowledge of X86 architecture is a plus;

8. Knowledge of C/C++ is a plus;北京/上海/西安

ASIC Verification Engineer (X86/SOC)-急聘【Responsibilities】

1. ASIC design verification methodology research  and development;

2. Verification system development and maintenance;

3. Verification flow and execution ownership.

4. Verification system buildup and debugging;

5. Function vector develop and debugging, coverage analysis and  improvement;

6. Function modeling/monitor/assertion and script develop

【Requirements】

1. MS/PHD in Microelectronic, Computer Science,  Communication, EE, Automation and related

2. Knowledge of digital circuit design and computer system  architecture

3. Familiar with Verilog/VHDL, SystemVerilog and C/C++

  • 0
    点赞
  • 0
    收藏
    觉得还不错? 一键收藏
  • 0
    评论
评论
添加红包

请填写红包祝福语或标题

红包个数最小为10个

红包金额最低5元

当前余额3.43前往充值 >
需支付:10.00
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包
实付
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明:

1.余额是钱包充值的虚拟货币,按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载,可以购买VIP、付费专栏及课程。

余额充值