自定义博客皮肤VIP专享

*博客头图:

格式为PNG、JPG,宽度*高度大于1920*100像素,不超过2MB,主视觉建议放在右侧,请参照线上博客头图

请上传大于1920*100像素的图片!

博客底图:

图片格式为PNG、JPG,不超过1MB,可上下左右平铺至整个背景

栏目图:

图片格式为PNG、JPG,图片宽度*高度为300*38像素,不超过0.5MB

主标题颜色:

RGB颜色,例如:#AFAFAF

Hover:

RGB颜色,例如:#AFAFAF

副标题颜色:

RGB颜色,例如:#AFAFAF

自定义博客皮肤

-+

  • 博客(10)
  • 资源 (3)
  • 收藏
  • 关注

原创 交换机光口,光模块输出噪声导致无光纤时link up现象

交换机光口,光模块输出噪声导致无光纤时link up现象。例如phyB50285,可以通过配置RDB寄存器,设置phy的SD信号检测模式,通过判断有无SD信号来确认link,从而避免了光模块输出噪声导致的假link现象。需要详细了解配置的,讨论QQ:QQ:2404117679...

2019-08-23 17:01:44 715

原创 电网交换机IEC61850协议 MMS介绍

变电站过程层交换机和站控层交换机,都需要支持61850协议,所谓61850协议类似于SNMP协议,通过一些节点获取或设置交换机相关的系统,MMS协议为TCP协议,其中端口号为102。。。需要详细了解和讨论IEC61850协议:请加:QQ:2404117679...

2019-08-23 16:56:23 6472

原创 Realtek 8380M和8382M 芯片及SDK

Realtek turnkey软件默认开源的只有sdk及linux系统,上层交换机协议很多不开源,因此往往不利于添加新的功能。用户可以根据sdk开发出自己的交换机软件。定制开发自己的软件需要注意的地方:1、默认sdk加载完成所有端口都是link down的,需要将CPU口(28)强制link up,同时将所有phy power down,方可实现端口link。2、需要指定特定的报文上CPU...

2019-08-23 16:50:01 2421 1

原创 Realtek8380M/Realtek8382M norflash

Realtek8380M/Realtek8382M 如果使用norflash芯片,得修改uboot mod_info目录下flash相关参数,sdk下需要添加flash芯片型号。如果默认的turnkey软件不支持相关flash芯片,得手动自己添加芯片型号及相关参数,最大支持32M.讨论QQ:2404117679...

2019-08-23 09:32:36 540

原创 Realtek 8380M和8382M 芯片及SDK软件分析

Realtek 8380M和8382M 芯片及SDK软件分析838X系列为全千兆系列,采用内置mips CPU内核方式,降低成本。8380M 为2千兆光口+8千兆电口8382M 为4千兆+24千兆,其中8个千兆口为内置千兆phy电口,另外4千兆口可以为combo口,另外16个千兆口根据外面phy的搭配可以为千兆光口,也可以为千兆电口。Flash支持4~32MByte(max)SPI f...

2019-07-15 15:08:02 3191

原创 Realtek 8382M 8380M SDK编译

2、编译内核过程中遇到的问题:问题一:arch/mips/kernel/asm-offsets.c:230: error: invalid 'asm': invalid use of '%X'arch/mips/kernel/asm-offsets.c:231: error: invalid 'asm': invalid use of '%X'arch/mips/kernel/asm-of...

2019-06-27 15:09:04 1682

原创 AT91SAM9G25工业级CPU之NorFlash系统移植

AT91SAM9G25工业级CPU具有成本较低,DDR配置较低,丰富的外围设备(8个串口)广泛应用在工业级产品领域,如工业交换机、串口服务器中。常用的启动方式为nandflash方式,nanflash方式由于经常出现坏块,在工业级领域并不常用,因此norflash往往用得比较多。而norflash启动时,由于程序可以直接在norflash上运行,因此无需SAM-BA工具,也无须Jlink方...

2019-06-18 17:49:15 846

原创 爬虫学习,爬取网站数据一

#_*_ codeing: utf-8 _*_import jsonimport osimport requestsfrom requests.exceptions import RequestExceptionimport refrom bs4 import BeautifulSoupimport randomimport urllibimport urllib.reque...

2019-10-05 22:07:04 215

原创 爬虫学习,抓取猫眼电影数据

#_*_ codeing: utf-8 _*_import jsonimport osimport requestsfrom requests.exceptions import RequestExceptionimport refrom bs4 import BeautifulSoupimport randomimport urllibimport urllib.reque...

2019-10-05 22:04:19 358

原创 爬虫学习

####Example######import requestsimport re ###正则表达式url = 'https://maoyan.com/films'response = requests.get(url)##print(response.text)n = response.textp1 = re.compile(r'script')p2 = re.compile(...

2019-10-05 18:12:22 204

交换机上层网管软件NMS

交换机上层网管软件服务端和客户端,由java语言开发出来。

2016-01-02

ptp(1588)透明时钟源码

本文档提供老外开发的ptp时钟代码和本人开发的透明时钟代码,透明时钟代码包括p2p和E2E两种,文档中还提供开发透明时钟所需要参考的文档。

2014-10-28

PCIE规范详细文档

Traditional multi-drop, parallel bus technology is approaching its practical performance limits. It is clear that balancing system performance requires I/O bandwidth to scale with processing and application demands. There is an industry mandate to re-engineer I/O connectivity within cost constraints. PCI Express comprehends the many I/O requirements presented across the spectrum of computing and communications platforms, and rolls them into a common scalable and extensible I/O industry specification. Alongside these increasing performance demands, the enterprise server and communications markets have the need for improved reliability, security, and quality of service guarantees. This specification will therefore be applicable to multiple market segments. Technology advances in high-speed, point-to-point interconnects enable us to break away from the bandwidth limitations of multi-drop, parallel buses. The PCI Express basic physical layer consists of a differential transmit pair and a differential receive pair. Dual simplex data on these point-to-point connections is self-clocked and its bandwidth increases linearly with interconnect width and frequency. PCI Express takes an additional step of including a message space within its bus protocol that is used to implement legacy “side- band” signals. This further reduction of signal pins produces a very low pin count connection for components and adapters. The PCI Express Transaction, Data Link, and Physical Layers are optimized for chip-to-chip and board-to-board interconnect applications. An inherent limitation of today’s PCI-based platforms is the lack of support for isochronous data delivery, an attribute that is especially important to streaming media applications. To enable these emerging applications, PCI Express adds a virtual channel mechanism. In addition to use for support of isochronous traffic, the virtual channel mechanism provides an infrastructure for future extensions in supporting new applications. By adhering to the PCI Software Model, today’s applications are easily migrated even as emerging applications are enabled.

2014-09-15

空空如也

TA创建的收藏夹 TA关注的收藏夹

TA关注的人

提示
确定要删除当前文章?
取消 删除