BASYS2开发板初学记录（4）——引脚约束

最新推荐文章于 2024-07-14 15:52:28 发布

WilliamYuYuYu

最新推荐文章于 2024-07-14 15:52:28 发布

阅读量3.5k

点赞数 2

分类专栏： fpga例程 verilog 文章标签： Verilog Xilinx-ISE BASYS2 FPGA

本文链接：https://blog.csdn.net/WilliamYuYuYu/article/details/78931625

版权

fpga例程同时被 2 个专栏收录

4 篇文章 3 订阅

订阅专栏

verilog

4 篇文章 0 订阅

订阅专栏

BASYS2开发板初学记录（4）——引脚约束

2017-12-29

注：win10系统+软件Xilinx_ISE14.7+开发板BASYS2

关键词：

FPGA

BASYS2

Xilinx_ISE

Verilog

紧接着上篇，填第三个坑：引脚约束。

完整程序如下：

//管脚约束

NET "clk" TNM_NET = "clk";
TIMESPEC TS_clk = PERIOD "clk" 20 ns HIGH 50 %;


NET "clk" IOSTANDARD = LVCMOS25;


NET "clk" LOC = B8;

NET "ch1" LOC = B2;
NET "ch2" LOC = A3;
NET "ch3" LOC = J3;
NET "ch4" LOC = B5;
NET "ch5" LOC = A9;
NET "ch6" LOC = B9;

NET "ledout[3]" LOC = G1;
NET "ledout[2]" LOC = P4;
NET "ledout[1]" LOC = N4;
NET "ledout[0]" LOC = N5;

NET "pwmout1" LOC = C6;
NET "pwmout2" LOC = B6; 
NET "pwmout3" LOC = C5;
NET "pwmout4" LOC = B7;
NET "pwmout5" LOC = C12;


NET "clk" SLEW = FAST;

# PlanAhead Generated IO constraints