Documentation/xtensa/mmu.txt

Chinese translated version of Documentation/xtensa/mmu.txt


If you have any comment or update to the content, please contact the
original document maintainer directly.  However, if you have a problem
communicating in English you can also ask the Chinese maintainer for
help.  Contact the Chinese maintainer if this translation is outdated
or if there is a problem with the translation.


Chinese maintainer: 尹娇萍  1072986620@qq.com
---------------------------------------------------------------------
Documentation/xtensa/mmu.txt 的中文翻译


如果想评论或更新本文的内容，请直接联系原文档的维护者。如果你使用英文
交流有困难的话，也可以向中文版维护者求助。如果本翻译更新不及时或者翻
译存在问题，请联系中文版维护者。


中文版维护者： 尹娇萍  1072986620@qq.com
中文版翻译者： 尹娇萍  1072986620@qq.com
中文版校译者： 尹娇萍  1072986620@qq.com


以下为正文


---------------------------------------------------------------------


  MMUv3 initialization sequence.
  
  MMUv3初始化序列
  
  The code in the initialize_mmu macro sets up MMUv3 memory mapping
  identically to MMUv2 fixed memory mapping. Depending on
  CONFIG_INITIALIZE_XTENSA_MMU_INSIDE_VMLINUX symbol this code is
  located in one of the following address ranges:
  
      0xF0000000..0xFFFFFFFF (will keep same address in MMU v2 layout;
                           typically ROM)
      0x00000000..0x07FFFFFF (system RAM; this code is actually linked
                           at 0xD0000000..0xD7FFFFFF [cached]
                           or 0xD8000000..0xDFFFFFFF [uncached];
                           in any case, initially runs elsewhere
                           than linked, so have to be careful)
  
  代码在initialize_mmu宏设置MMUv3内存映射相同到MMUv2固定存储器映射。
  根据CONFIG_INITIALIZE_XTENSA_MMU_INSIDE_VMLINUX符号代码位于以下地址范围：
  
      0xF0000000..0xFFFFFFFF (will keep same address in MMU v2 layout;
                           typically ROM)
      0x00000000..0x07FFFFFF (system RAM; this code is actually linked
                           at 0xD0000000..0xD7FFFFFF [cached]
                           or 0xD8000000..0xDFFFFFFF [uncached];
                           in any case, initially runs elsewhere
                           than linked, so have to be careful)
  
  The code has the following assumptions:
    This code fragment is run only on an MMU v3.
    TLBs are in their reset state.
    ITLBCFG and DTLBCFG are zero (reset state).
    RASID is 0x04030201 (reset state).
    PS.RING is zero (reset state).
    LITBASE is zero (reset state, PC-relative literals); required to be PIC.

  代码有以下假设：
    此代码片段只在一个MMU V3运行。
    TLB的是在它们的复位状态。
    ITLBCFG和DTLBCFG是零（复位状态）。
    RASID是0x04030201（复位状态）。
    PS.RING是零（复位状态）。
    LITBASE是零（复位状态，与PC相关的文字）; PIC。
  
  TLB setup proceeds along the following steps.
  
    Legend:
      VA = virtual address (two upper nibbles of it);
      PA = physical address (two upper nibbles of it);
      pc = physical range that contains this code;
 
  TLB设置沿着以下步骤。
  
    Legend:
      VA = virtual address (two upper nibbles of it);
      PA = physical address (two upper nibbles of it);
      pc = physical range that contains this code;
  
  
  After step 2, we jump to virtual address in 0x40000000..0x5fffffff
  that corresponds to next instruction to execute in this code.
  After step 4, we jump to intended (linked) address of this code.
  
      Step 0     Step1     Step 2     Step3     Step 4     Step5
   ============  =====  ============  =====  ============  =====
     VA      PA     PA    VA      PA     PA    VA      PA     PA
   ------    --     --  ------    --     --  ------    --     --
   E0..FF -> E0  -> E0  E0..FF -> E0         F0..FF -> F0  -> F0
   C0..DF -> C0  -> C0  C0..DF -> C0         E0..EF -> F0  -> F0
   A0..BF -> A0  -> A0  A0..BF -> A0         D8..DF -> 00  -> 00
   80..9F -> 80  -> 80  80..9F -> 80         D0..D7 -> 00  -> 00
   60..7F -> 60  -> 60  60..7F -> 60
   40..5F -> 40         40..5F -> pc  -> pc  40..5F -> pc
   20..3F -> 20  -> 20  20..3F -> 20
   00..1F -> 00  -> 00  00..1F -> 00
   
  步骤2之后，我们跳转到虚拟地址为0x40000000。0x5fffffff对应
  这段代码中的下一个执行指令。第四步后，我们打算跳转到这段代码的（链接）地址。