ARM 学习笔记之16: Syntax of Operand2 as a register with optional shift

When you use an Operand2 register in an instruction, you can optionally also specify a shift value.
Syntax
        Rm {, shift}
where:
Rm
        is the register holding the data for the second operand.
shift
        is an optional constant or register-controlled shift to be applied to Rm. It can be one of:
        ASR #n
                arithmetic shift right n bits, 1 ≤ n ≤ 32.
        LSL #n
                logical shift left n bits, 1 ≤ n ≤ 31.
        LSR #n
               logical shift right n bits, 1 ≤ n ≤ 32.
        ROR #n
               rotate right n bits, 1 ≤ n ≤ 31.
       RRX
              rotate right one bit, with extend.
       type Rs
             register-controlled shift is available in Arm code only, where:
             type
                   is one of ASR, LSL, LSR, ROR.
             Rs
                   is a register supplying the shift amount, and only the least significant byte is used.
       -
           if omitted, no shift occurs, equivalent to LSL #0.
Usage
If you omit the shift, or specify LSL #0, the instruction uses the value in Rm.
If you specify a shift, the shift is applied to the value in Rm, and the resulting 32-bit value is used by the
instruction. However, the contents of the register Rm remain unchanged. Specifying a register with shift
also updates the carry flag when used with certain instructions.
 

  • 0
    点赞
  • 0
    收藏
    觉得还不错? 一键收藏
  • 0
    评论

“相关推荐”对你有帮助么?

  • 非常没帮助
  • 没帮助
  • 一般
  • 有帮助
  • 非常有帮助
提交
评论
添加红包

请填写红包祝福语或标题

红包个数最小为10个

红包金额最低5元

当前余额3.43前往充值 >
需支付:10.00
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包
实付
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明:

1.余额是钱包充值的虚拟货币,按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载,可以购买VIP、付费专栏及课程。

余额充值