自定义博客皮肤VIP专享

*博客头图:

格式为PNG、JPG,宽度*高度大于1920*100像素,不超过2MB,主视觉建议放在右侧,请参照线上博客头图

请上传大于1920*100像素的图片!

博客底图:

图片格式为PNG、JPG,不超过1MB,可上下左右平铺至整个背景

栏目图:

图片格式为PNG、JPG,图片宽度*高度为300*38像素,不超过0.5MB

主标题颜色:

RGB颜色,例如:#AFAFAF

Hover:

RGB颜色,例如:#AFAFAF

副标题颜色:

RGB颜色,例如:#AFAFAF

自定义博客皮肤

-+
  • 博客(7)
  • 收藏
  • 关注

原创 HDLBits-Fsm ps2、Fsm ps2data、Fsm serial、Fsm serialdata、Fsm serialdp

目录Fsm ps2Fsm ps2dataFsm serialFsm serialdataFsm ps2The PS/2 mouse protocol sends messages that are three bytes long. However, within a continuous byte stream, it's not obvious where messages start and end. The only indication is that the.

2022-05-15 22:57:00 641

原创 HDLBits-Fsm onehot

module top_module( input in, input [9:0] state, output [9:0] next_state, output out1, output out2); parameter S0=0, S1=1, S2=2, S3=3, S4=4, S5=5, S6=6, S7=7, S8=8, S9=9; assign next_state[S0]= state[S0]&~in | state[S1.

2022-05-14 22:29:23 128

原创 HDLBits-Exams/ece241 2013 q4、Lemmings1、Lemmings2、Lemmings3、Lemmings4

目录Exams/ece241 2013 q4Lemmings1Lemmings2Lemmings3Lemmings4Exams/ece241 2013 q4题目见网页图片。module top_module ( input clk, input reset, input [3:1] s, output fr3, output fr2, output fr1, output dfr); parameter .

2022-05-14 22:03:03 233

原创 HDLBits-Fsm2和Fsm2s

This is a Moore state machine with two states, two inputs, and one output. Implement this state machine.This exercise is the same asfsm2s, but using asynchronous reset.图见题目。module top_module( input clk, input areset, // Asynchronous rese.

2022-05-12 22:23:48 132

原创 HDLBits-Fsm1s

This is a Moore state machine with two states, one input, and one output. Implement this state machine. Notice that the reset state is B.This exercise is the same asfsm1, but using synchronous reset.图片见题目。module top_module(clk, reset, in, out); .

2022-05-12 22:13:17 253

原创 HDLBits-Conwaylife

Conway's Game of Lifeis a two-dimensional cellular automaton.The "game" is played on a two-dimensional grid of cells, where each cell is either 1 (alive) or 0 (dead). At each time step, each cell changes state depending on how many neighbours it has:0.

2022-05-12 16:07:27 277

原创 HDLBits-Rule110

这个题不像Rule90一样有异或关系,因此我考虑使用case语句实现:module top_module( input clk, input load, input [511:0] data, output [511:0] q); reg [513:0] m; assign m[513]=0; assign m[0]=0; assign m[512:1]=q[511:0]; always @(posedge clk) begi

2022-05-11 20:55:08 497

空空如也

空空如也

TA创建的收藏夹 TA关注的收藏夹

TA关注的人

提示
确定要删除当前文章?
取消 删除