MSP430F249SPI+TLC549

/******************************************************************
**                                                       
**  File : SPI.c     | TLC549 |                                    
**  Version : 1.0     
** Description : SPI interface TLC549                                                                       
**  Author : LightWu                              
**  Date : 2013-4-15                                                       
**                                                   
*******************************************************************/


#include "MSP430x24x.h"


#define uint unsigned int
#define uchar unsigned char


/***设置数码管显示****/


#define L1_OFF   P4OUT|=BIT0 //关L1
#define L1_NO    P4OUT&=~BIT0 //点亮L1
#define L2_OFF   P4OUT|=BIT1 //关L2
#define L2_NO    P4OUT&=~BIT1 //点亮L2
#define L3_OFF   P4OUT|=BIT2 //关L3
#define L3_NO    P4OUT&=~BIT2 //点亮L3




uchar const Segment1[]={0x3f, 0x06, 0x5b, 0x4f, 0x66, 0x6d, 0x7d, 0x07, 0x7f, 0x6f}; //不带小数点编码
uchar const Segment2[]={0x40, 0x79, 0x24, 0x30, 0x19, 0x12, 0x02, 0x78, 0x00, 0x10}; //带小数点编码


uchar AdcFlag = 0;


uchar TempNum1;
uchar TempNum2;
uchar TempNum3;




void Display( uchar num1, uchar num2, uchar num3 );


void Delay(void)
{
  uint m;
  for(m=1000;m>0;m--);
}


void SpiInit(void)
{
    P3SEL |= 0x0C;                            // P3.3,2 USCI_B0 option select
    P3DIR |= 0x01;                            // P3.0 output direction
    UCB0CTL0 |= UCMSB + UCMST + UCSYNC;       // 3-pin, 8-bit SPI mstr, MSB 1st
    UCB0CTL1 |= UCSSEL_2;                     // SMCLK
    UCB0BR0 = 0x02;
    UCB0BR1 = 0;
    UCB0CTL1 &= ~UCSWRST;                     // **Initialize USCI state machine**


}


unsigned char TLC549Read(void)
{
    unsigned char Data;
    
    P3OUT &= ~0x01;                         // Enable TLC549, /CS reset
    UCB0TXBUF = 0x00;                       // Dummy write to start SPI
    
    while (!(IFG2 & UCB0RXIFG));            // USCI_B0 RX buffer ready?


    Data = UCB0RXBUF;                       // data = 00|DATA


    P3OUT |= 0x01;                          // Disable TLC549, /CS set


    return(Data);
}






void main(void)
{
    unsigned char Data1;
        // Stop watchdog timer to prevent time out reset
        WDTCTL = WDTPW + WDTHOLD;       //关狗
  
        P4DIR = 0XFF;         //P4设置为输出,位码控制
        P4SEL = 0;
        
        P5DIR = 0XFF;         //P5设置为输出,断码控制
        P5SEL = 0;
        
        P4OUT = 0XFF;         //关闭数码管,共阳极数码管
        
        SpiInit();
        
     
        while(1)
        {
                Data1 = TLC549Read();
            
                TempNum1 = Data1/100;        //百位
                TempNum2 = Data1/10%10;      //十位
                TempNum3 = Data1%10;         //个位
               
                Display(TempNum1,TempNum2,TempNum3);    //显示转换值


        }
        


}






void Display( uchar num1, uchar num2, uchar num3 )
{
    P5OUT = Segment1[ num1 ];//
    L1_NO;
    Delay();
    L1_OFF;
    
    P5OUT = Segment1[ num2 ];//
    L2_NO;
    Delay();
    L2_OFF;
    
    P5OUT = Segment1[ num3 ];//
    L3_NO;
    Delay();
    L3_OFF;
}



  • 0
    点赞
  • 1
    收藏
    觉得还不错? 一键收藏
  • 0
    评论
msp430x21x2_1.c Software Toggle P1.0 msp430x21x2_1_vlo.c Software Toggle P1.0, MCLK = VLO/8 msp430x21x2_lpm3.c Basic Clock, LPM3 Using WDT ISR, 32kHz ACLK msp430x21x2_lpm3_vlo.c Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x21x2_nmi.c Configure RST/NMI as NMI msp430x21x2_p1_01.c Software Poll P1.3, Set P1.0 if P1.3 = 1 msp430x21x2_p1_02.c Software Port Interrupt Service on P1.3 from LPM4 msp430x21x2_p1_03.c Poll P1 With Software with Internal Pull-up msp430x21x2_adc10_01.c ADC10, Sample A0, AVcc Ref, Set P1.0 if A0 > 0.5*AVcc msp430x21x2_adc10_02.c ADC10, Sample A0, 1.5V Ref, Set P1.0 if A0 > 0.2V msp430x21x2_adc10_03.c ADC10, Sample A10 Temp, Set P1.0 if Temp ++ ~2C msp430x21x2_adc10_04.c ADC10, Sample A0, Signed, Set P1.0 if A0 > 0.5*AVcc msp430x21x2_adc10_05.c ADC10, Sample A11, Lo_Batt, Set P1.0 if AVcc < 2.3V msp430x21x2_adc10_06.c ADC10, Output Internal Vref on P2.4 & ADCCLK on P1.0 msp430x21x2_adc10_07.c ADC10, DTC Sample A0 64x, AVcc, Repeat Single, DCO msp430x21x2_adc10_08.c ADC10, DTC Sample A0 64x, 1.5V, Repeat Single, DCO msp430x21x2_adc10_09.c ADC10, DTC Sample A10 64x, 1.5V, Repeat Single, DCO msp430x21x2_adc10_10.c ADC10, DTC Sample A2-0, AVcc, Single Sequence, DCO msp430x21x2_adc10_11.c ADC10, Sample A0, 1.5V, TA1 Trig, Set P1.0 if > 0.5V msp430x21x2_adc10_12.c ADC10, Sample A7, 1.5V, TA1 Trig, Ultra-Low Pwr msp430x21x2_adc10_13.c ADC10, DTC Sample A1 32x, AVcc, TA0 Trig, DCO msp430x21x2_adc10_14.c ADC10, DTC Sample A1-0 32x, AVcc, Repeat Seq, DCO msp430x21x2_adc10_15.c ADC10, DTC Sample A10 32x to Flash, Int Ref, DCO msp430x21x2_adc10_16.c ADC10, DTC Sample A0 -> TA1, AVcc, DCO msp430x21x2_adc10_17.c ADC10, DTC Sample A0 -> TA1, AVcc, HF XTAL msp430x21x2_adc10_18.c ADC10, DTC Sample A1/0 -> TA1/2, 2.5V, HF XTAL msp430x21x2_adc10_19.c ADC10, DTC Sample A0 64x, AVcc, HF XTAL msp430x21x2_adc10_20.c ADC10, DTC Sample A0 2-Blk Cont. Mode, AVcc, HF XTAL msp430x21x2_adc10_temp.c ADC10, Sample A10 Temp and Convert to oC and oF msp430x21x2_flashwrite_01.c Flash In-System Programming, Copy SegC to SegD msp430x21x2_flashwrite_03.c Flash In-System Programming w/ EEI, Copy SegC to SegD msp430x21x2_flashwrite_04.c Flash In-System Programming w/ EEI, Copy SegD to A/B/C msp430x21x2_clks.c Basic Clock, Output Buffered SMCLK, ACLK and MCLK/10 msp430x21x2_fll_01.c Basic Clock, Implement Auto RSEL SW FLL msp430x21x2_fll_02.c Basic Clock, Implement Cont. SW FLL with Auto RSEL msp430x21x2_hfxtal.c Basic Clock, MCLK Sourced from HF XTAL msp430x21x2_hfxtal_nmi.c Basic Clock, LFXT1/MCLK Sourced from HF XTAL, NMI msp430x21x2_rosc.c DCOCLK Biased with External Resistor Rosc msp430x21x2_dco_flashcal.c DCO Calibration Constants Programmer msp430x21x2_ta_01.c Timer_A, Toggle P1.0, TACCR0 Cont. Mode ISR, DCO SMCLK msp430x21x2_ta_02.c Timer_A, Toggle P1.0, TACCR0 Up Mode ISR, DCO SMCLK msp430x21x2_ta_03.c Timer_A, Toggle P1.0, Overflow ISR, DCO SMCLK msp430x21x2_ta_04.c Timer_A, Toggle P1.0, Overflow ISR, 32kHz ACLK msp430x21x2_ta_05.c Timer_A, Toggle P1.0, TACCR0 Up Mode ISR, 32kHz ACLK msp430x21x2_ta_06.c Timer_A, Toggle P1.0, TACCR1 Cont. Mode ISR, DCO SMCLK msp430x21x2_ta_07.c Timer_A, Toggle P1.0-3, Cont. Mode ISR, DCO SMCLK msp430x21x2_ta_08.c Timer_A, Toggle P1.0-3, Cont. Mode ISR, 32kHz ACLK msp430x21x2_ta_09.c Timer_A, Toggle P1.0-3, Cont. Mode ISR, HF XTAL ACLK msp430x21x2_ta_10.c Timer_A, Toggle P1.1/TA0, Up Mode, DCO SMCLK msp430x21x2_ta_11.c Timer_A, Toggle P1.1/TA0, Up Mode, 32kHz ACLK msp430x21x2_ta_12.c Timer_A, Toggle P1.1/TA0, Up Mode, HF XTAL ACLK msp430x21x2_ta_13.c Timer_A, Toggle P1.1/TA0, Up/Down Mode, DCO SMCLK msp430x21x2_ta_14.c Timer_A, Toggle P1.1/TA0, Up/Down Mode, 32kHz ACLK msp430x21x2_ta_15.c Timer_A, Toggle P1.1/TA0, Up/Down Mode, HF XTAL ACLK msp430x21x2_ta_16.c Timer_A, PWM TA1-2, Up Mode, DCO SMCLK msp430x21x2_ta_17.c Timer_A, PWM TA1-2, Up Mode, 32kHz ACLK msp430x21x2_ta_18.c Timer_A, PWM TA1-2, Up Mode, HF XTAL ACLK msp430x21x2_ta_19.c Timer_A, PWM TA1-2, Up/Down Mode, DCO SMCLK msp430x21x2_ta_20.c Timer_A, PWM TA1-2, Up/Down Mode, 32kHz ACLK msp430x21x2_ta_21.c Timer_A, PWM TA1-2, Up/Down Mode, HF XTAL ACLK msp430x21x2_ta_22.c Timer_A, Ultra-Low Pwr Pulse Accumulator msp430x21x2_ta_01.c Timer_A, Toggle P1.0, TACCR0 Cont. Mode ISR, DCO SMCLK msp430x21x2_ta_02.c Timer_A, Toggle P1.0, TACCR0 Up Mode ISR, DCO SMCLK msp430x21x2_ta_03.c Timer_A, Toggle P1.0, Overflow ISR, DCO SMCLK msp430x21x2_ta_04.c Timer_A, Toggle P1.0, Overflow ISR, 32kHz ACLK msp430x21x2_ta_05.c Timer_A, Toggle P1.0, TACCR0 Up Mode ISR, 32kHz ACLK msp430x21x2_ta_06.c Timer_A, Toggle P1.0, TACCR1 Cont. Mode ISR, DCO SMCLK msp430x21x2_ta_07.c Timer_A, Toggle P1.0-3, Cont. Mode ISR, DCO SMCLK msp430x21x2_ta_08.c Timer_A, Toggle P1.0-3, Cont. Mode ISR, 32kHz ACLK msp430x21x2_ta_09.c Timer_A, Toggle P1.0-3, Cont. Mode ISR, HF XTAL ACLK msp430x21x2_ta_10.c Timer_A, Toggle P1.1/TA0, Up Mode, DCO SMCLK msp430x21x2_ta_11.c Timer_A, Toggle P1.1/TA0, Up Mode, 32kHz ACLK msp430x21x2_ta_12.c Timer_A, Toggle P1.1/TA0, Up Mode, HF XTAL ACLK msp430x21x2_ta_13.c Timer_A, Toggle P1.1/TA0, Up/Down Mode, DCO SMCLK msp430x21x2_ta_14.c Timer_A, Toggle P1.1/TA0, Up/Down Mode, 32kHz ACLK msp430x21x2_ta_15.c Timer_A, Toggle P1.1/TA0, Up/Down Mode, HF XTAL ACLK msp430x21x2_ta_16.c Timer_A, PWM TA1-2, Up Mode, DCO SMCLK msp430x21x2_ta_17.c Timer_A, PWM TA1-2, Up Mode, 32kHz ACLK msp430x21x2_ta_18.c Timer_A, PWM TA1-2, Up Mode, HF XTAL ACLK msp430x21x2_ta_19.c Timer_A, PWM TA1-2, Up/Down Mode, DCO SMCLK msp430x21x2_ta_20.c Timer_A, PWM TA1-2, Up/Down Mode, 32kHz ACLK msp430x21x2_ta_21.c Timer_A, PWM TA1-2, Up/Down Mode, HF XTAL ACLK msp430x21x2_ta_22.c Timer_A, Ultra-Low Pwr Pulse Accumulator msp430x21x2_wdt_01.c WDT, Toggle P1.0, Interval Overflow ISR, DCO SMCLK msp430x21x2_wdt_02.c WDT, Toggle P1.0, Interval Overflow ISR, 32kHz ACLK msp430x21x2_wdt_04.c WDT+ Failsafe Clock, DCO SMCLK msp430x21x2_wdt_05.c Reset on Invalid Address fetch, Toggle P1.0 msp430x21x2_wdt_06.c WDT+ Failsafe Clock, 32kHz ACLK msp430x21x2_uscia0_uart_01_115k.c USCI_A0, 115200 UART Echo ISR, DCO SMCLK4 msp430x21x2_uscia0_uart_01_115k_lpm.c USCI_A0, 115200 UART Echo ISR, DCO SMCLK, LPM4 msp430x21x2_uscia0_uart_01_19200.c USCI_A0, 19200 UART Echo ISR, DCO SMCLK msp430x21x2_uscia0_uart_01_19200_2.c USCI_A0, UART 19200 Echo ISR, HF XTAL SMCLK msp430x21x2_uscia0_uart_01_9600.c USCI_A0, 9600 UART Echo ISR, DCO SMCLK msp430x21x2_uscia0_uart_05_9600.c USCI_A0, Ultra-Low Pwr UART 9600 Echo ISR, 32kHz ACLK msp430x21x2_uscia0_uart_06_9600.c USCI_A0, Ultra-Low Pwr UART 9600 String, 32kHz ACLK msp430x21x2_uscia0_uart_07_9600.c USCI_A0, Ultra-Low Pwr UART 9600 RX/TX, 32kHz ACLK msp430x21x2_uscia0_uart_08_9600.c USCI_A0, UART 9600 Full-Duplex Transceiver, 32kHz ACLK msp430x21x2_uscia0_spi_01.c USCI_A0, SPI Interface to HC164 Shift Register msp430x21x2_uscia0_spi_02.c USCI_A0, SPI Interface to HC165 Shift Register msp430x21x2_uscia0_spi_03.c USCI_A0, SPI Interface to HC165/164 Shift Registers msp430x21x2_uscia0_spi_09.c USCI_A0, SPI 3-Wire Master Incremented Data msp430x21x2_uscia0_spi_10.c USCI_A0, SPI 3-Wire Slave Data Echo msp430x21x2_uscib0_spi_01.c USCI_B0, SPI Interface to TLC549 8-Bit ADC msp430x21x2_uscib0_spi_02.c USCI_B0, SPI Interface to TLV1549 10-Bit ADC msp430x21x2_uscia0_irda_01.c USCI_A0 IrDA External Loopback Test, 8MHz SMCLK msp430x21x2_uscia0_irda_02.c USCI_A0 IrDA Monitor, 8MHz SMCLK msp430x21x2_uscia0_irda_03.c USCI_A0 IrDA Physical Layer Comm, 8MHz SMCLK msp430x21x2_uscib0_i2c_02.c USCI_B0 I2C Master Interface to PCF8574, Read/Write msp430x21x2_uscib0_i2c_03.c USCI_B0 I2C Master Interface to DAC8571, Writeve msp430x21x2_uscib0_i2c_04.c USCI_B0 I2C Master RX single bytes from MSP430 Slave msp430x21x2_uscib0_i2c_05.c USCI_B0 I2C Slave TX single bytes to MSP430 Master msp430x21x2_uscib0_i2c_06.c USCI_B0 I2C Master TX single bytes to MSP430 Slave msp430x21x2_uscib0_i2c_07.c USCI_B0 I2C Slave RX single bytes from MSP430 Master msp430x21x2_uscib0_i2c_08.c USCI_B0 I2C Master TX multiple bytes to MSP430 Slave msp430x21x2_uscib0_i2c_09.c USCI_B0 I2C Slave RX multiple bytes from MSP430 Master msp430x21x2_uscib0_i2c_10.c USCI_B0 I2C Master RX multiple bytes from MSP430 Slave msp430x21x2_uscib0_i2c_11.c USCI_B0 I2C Slave TX multiple bytes to MSP430 Master msp430x21x2_compA_01.c Comparator A, Poll input CA0, result in P5.1 msp430x21x2_compA_02.c Comparator A, Poll input CA0, CA exchange, result in P5.1 msp430x21x2_compA_04.c Comparator A, Poll input CA0, result in P5.1 msp430x21x2_compA_05.c Comparator A, Poll input CA0, interrupt triggered

“相关推荐”对你有帮助么?

  • 非常没帮助
  • 没帮助
  • 一般
  • 有帮助
  • 非常有帮助
提交
评论
添加红包

请填写红包祝福语或标题

红包个数最小为10个

红包金额最低5元

当前余额3.43前往充值 >
需支付:10.00
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包
实付
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明:

1.余额是钱包充值的虚拟货币,按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载,可以购买VIP、付费专栏及课程。

余额充值