German FPGA board
FPGA design from scratch -> Part 9/10/11
M2M 异构虚拟化
Auto State sent to ->HTML/Email/SMS(mobilephone)
1.understanding the differences between Asic and FPGA
2.System analysis and design partitioning
3.RTL design for FPGA
4.Synthesizing using the "right" timing constraints
5.Floor planing critical parts of the design
6.Place and route and pin placement
思维导图
blog wiki
ETC RTL<->ETC netlist file
XST->ISE
Synplify Pro->Synplicity
Precision->Mentor
catch 5->1 API.
DVI-D
Capture card
XtremeRGx
The Field Programmable Gate Array->Part11
four kinds of registers for Vixxxxx statement