S3C2440技术资料(英文)

INTRODUCTION
This manual describes SAMSUNG's S3C2440A 16/32-bit RISC microprocessor. SAMSUNG’s S3C2440A is
designed to provide hand-held devices and general applications with low-power, and high-performance microcontroller
solution in small die size. To reduce total system cost, the S3C2440A includes the following components.
The S3C2440A is developed with ARM920T core, 0.13um CMOS standard cells and a memory complier. Its lowpower,
simple, elegant and fully static design is particularly suitable for cost- and power-sensitive applications. It
adopts a new bus architecture known as Advanced Micro controller Bus Architecture (AMBA).
The S3C2440A offers outstanding features with its CPU core, a 16/32-bit ARM920T RISC processor designed by
Advanced RISC Machines, Ltd. The ARM920T implements MMU, AMBA BUS, and Harvard cache architecture
with separate 16KB instruction and 16KB data caches, each with an 8-word line length.
By providing a complete set of common system peripherals, the S3C2440A minimizes overall system costs and
eliminates the need to configure additional components. The integrated on-chip functions that are described in this
document include:
• Around 1.2V internal, 1.8V/2.5V/3.3V memory, 3.3V external I/O microprocessor with 16KB I-Cache/16KB DCache/
MMU
• External memory controller (SDRAM Control and Chip Select logic)
• LCD controller (up to 4K color STN and 256K color TFT) with LCD-dedicated DMA
• 4-ch DMA controllers with external request pins
• 3-ch UARTs (IrDA1.0, 64-Byte Tx FIFO, and 64-Byte Rx FIFO)
• 2-ch SPls
• IIC bus interface (multi-master support)
• IIS Audio CODEC interface
• AC’97 CODEC interface
• SD Host interface version 1.0 & MMC Protocol version 2.11 compatible
• 2-ch USB Host controller / 1-ch USB Device controller (ver 1.1)
• 4-ch PWM timers / 1-ch Internal timer / Watch Dog Timer
• 8-ch 10-bit ADC and Touch screen interface
• RTC with calendar function
• Camera interface (Max. 4096 x 4096 pixels input support. 2048 x 2048 pixel input support for scaling)
• 130 General Purpose I/O ports / 24-ch external interrupt source
• Power control: Normal, Slow, Idle and Sleep mode
• On-chip clock generator with PLL

点击下载

  • 0
    点赞
  • 0
    收藏
    觉得还不错? 一键收藏
  • 0
    评论
s3c2440英文手册 INTRODUCTION This user’s manual describes SAMSUNG's S3C2440A 16/32-bit RISC microprocessor. SAMSUNG’s S3C2440A is designed to provide hand-held devices and general applications with low-power, and high-performance micro-controller solution in small die size. To reduce total system cost, the S3C2440A includes the following components. The S3C2440A is developed with ARM920T core, 0.13um CMOS standard cells and a memory complier. Its low-power, simple, elegant and fully static design is particularly suitable for cost- and power-sensitive applications. It adopts a new bus architecture known as Advanced Micro controller Bus Architecture (AMBA). The S3C2440A offers outstanding features with its CPU core, a 16/32-bit ARM920T RISC processor designed by Advanced RISC Machines, Ltd. The ARM920T implements MMU, AMBA BUS, and Harvard cache architecture with separate 16KB instruction and 16KB data caches, each with an 8-word line length. By providing a complete set of common system peripherals, the S3C2440A minimizes overall system costs and eliminates the need to configure additional components. The integrated on-chip functions that are described in this document include: · Around 1.2V internal, 1.8V/2.5V/3.3V memory, 3.3V external I/O microprocessor with 16KB I-Cache/16KB D-Cache/MMU · External memory controller (SDRAM Control and Chip Select logic) · LCD controller (up to 4K color STN and 256K color TFT) with LCD-dedicated DMA · 4-ch DMA controllers with external request pins · 3-ch UARTs (IrDA1.0, 64-Byte Tx FIFO, and 64-Byte Rx FIFO) · 2-ch SPls · IIC bus interface (multi-master support) · IIS Audio CODEC interface · AC’97 CODEC interface · SD Host interface version 1.0 & MMC Protocol version 2.11 compatible · 2-ch USB Host controller / 1-ch USB Device controller (ver 1.1) · 4-ch PWM timers / 1-ch Internal timer / Watch Dog Timer · 8-ch 10-bit ADC and Touch screen interface · RTC with calendar function · Camera interface (Max. 4096 x 4096 pixels input support. 2048 x 2048 pixel input support for scaling) · 130 General Purpose I/O ports / 24-ch external interrupt source · Power control: Normal, Slow, Idle and Sleep mode · On-chip clock generator with PLL
评论
添加红包

请填写红包祝福语或标题

红包个数最小为10个

红包金额最低5元

当前余额3.43前往充值 >
需支付:10.00
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包
实付
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明:

1.余额是钱包充值的虚拟货币,按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载,可以购买VIP、付费专栏及课程。

余额充值