menghuan5252的专栏

原创 vhdl语言60进制计数器及其数码显示

library ieee;use ieee.std_logic_1164.all;use ieee.std_logic_unsigned.all;entity ledcnt60 is port(clk,clr,ena:in std_logic;      cnt10,cnt6:out std_logic_vector(3 downto 0);      carry_out:out std_logi