qq_36295552的博客

pcie全功能仿真，测试无误

uart Verilog modelsim

Java Development Kit（JDK）是针对Java开发人员发布的免费软件开发工具包（SDK，Software development kit）。内涵安装过程。

内含IEEE1344-1995（R2001）PDF文档 、 基于FPGA的IRIG_B解码电路设计与实现PDF文档、VERLOG解码代码实现 IEEE Standard for Synchrophasors for Power Systems 1. Overview 1.1 Scope This is a standard for synchronized phasor measurement systems in substations. It addresses synchronization of data sampling, data-to-phasor conversions, and formats for timing input and phasor data output from a Phasor Measurement Unit (PMU). It does not specify response time, accuracy, hardware, software, or a process for computing phasors. 1.2 Purpose This standard defines synchronized phasor measurements in substations so that the measurement equipment can be readily interfaced with associated systems. It specifies data formats and synchronization requirements to allow correlating phasors from various sources and comparing them with similar data from different measurement systems. 1.3 Need for this standard Recent developments in the field of power system data acquisition provide users with the ability to record, time-tag, transmit, and analyze power system phasor quantities in real time. Given the emphasis on future system development, many different hardware and software approaches are being implemented to make the phasor data available. A standard is needed for integrating measurement systems into substation environments, to specify data output formats, and to assure that the measurement processes are producing comparable results. The synchrophasor standard will help ensure maximum benefits from the phasor measurements and will allow interchange of data between a wide variety of users of both real time and off-line phasor measurements. 2. References This standard shall be used in conjunction with the following publications:

涵盖各类加密算法实现的文档，典型密码算法FPGA实现-DES,AES,3DES,等一些常见算法的FPGA实现