- 博客(6)
- 收藏
- 关注
RSS订阅原创 Fsm1s
This is a Moore state machine with two states, one input, and one output. Implement this state machine. Notice that the reset state is B.This exercise is the same asfsm1, but using synchronous reset.// Note the Verilog-1995 module declaration synt.
2021-08-11 16:11:01
818
原创 Count clock
Create a set of counters suitable for use as a 12-hour clock (with am/pm indicator). Your counters are clocked by a fast-runningclk, with a pulse onenawhenever your clock should increment (i.e., once per second).resetresets the clock to 12:00 AM.pm...
2021-08-07 17:08:20
639
1
原创 Countbcd
Build a 4-digit BCD (binary-coded decimal) counter. Each decimal digit is encoded using 4 bits: q[3:0] is the ones digit, q[7:4] is the tens digit, etc. For digits [3:1], also output an enable signal indicating when each of the upper three digits should be
2021-08-07 15:34:51
364
原创 Edgedetect
For each bit in an 8-bit vector, detect when the input signal changes from 0 in one clock cycle to 1 the next (similar to positive edge detection). The output bit should be set the cycle after a 0 to 1 transition occurs.Here are some examples. For clarit
2021-08-06 16:28:03
828
原创 2021-08-06
我用#CSDN#这个app发现了有技术含量的博客，小伙伴们求同去《几种常见触发器简介分析》, 一起来围观吧 https://blog.csdn.net/qq_43709425/article/details/103281386?utm_source=app&app_version=4.12.0&code=app_1562916241&uLinkId=usr1mkqgl919blen...
2021-08-06 15:33:36
52
空空如也
空空如也
TA创建的收藏夹 TA关注的收藏夹
TA关注的人