digital_design_and_computer_architecture

Digital Design and Computer Architecture: RISC-V Edition

Silicon

image-20240310100749797

nmos

image-20240310100903090

pmos

image-20240310100959689

image-20240310104121813

Types of Logic Circuits

image-20240310105855572

SOP & POS Form

image-20240310105833186

Propagation & Contamination Delay

image-20240310112435471

image-20240310123228058

SR Latch

image-20240310123738383

D Latch

image-20240310124013498

FSMs

image-20240310124524827

Factored FSMs

image-20240310124701856

image-20240310124715935

Input Timing Constraints

image-20240310124751151

image-20240310124936828

Shifter Design

image-20240310135833844

4*4 Multiplier

image-20240310141617283

4*4 divider

image-20240310141650854

Floating vs. Fixed Point Number

image-20240310142211033

Counter SystemVerilog Idiom

image-20240310142305975

Shift Register with Parallel Load

image-20240310142402141

image-20240310142412393

SystemVerilog RAM

image-20240310142741883

image-20240310142800911

  • 1
    点赞
  • 0
    收藏
    觉得还不错? 一键收藏
  • 打赏
    打赏
  • 0
    评论
评论
添加红包

请填写红包祝福语或标题

红包个数最小为10个

红包金额最低5元

当前余额3.43前往充值 >
需支付:10.00
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包

打赏作者

疯狂的码泰君

你的鼓励将是我创作的最大动力

¥1 ¥2 ¥4 ¥6 ¥10 ¥20
扫码支付:¥1
获取中
扫码支付

您的余额不足,请更换扫码支付或充值

打赏作者

实付
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明:

1.余额是钱包充值的虚拟货币,按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载,可以购买VIP、付费专栏及课程。

余额充值