set up time and hold time 简单解释(文末附上进阶版解释,需要一定模拟基础)
Every flip-flop has restrictive time regions around the active clock edge in which input should not change. We call them restrictive because any change in the input in this regions the output may be the expected one (*see below). It may be derived from eit
原创
2020-06-02 14:58:13 ·
957 阅读 ·
0 评论