一、目的
我们在使用idf.py menuconfig进行配置Flash时需要设置Flash的大小,但是有时候我们拿到一个模组后,可能不记得这个模组到底是多大的Flash了?
下图是配置flash的界面
二、介绍
为了解决上面的问题我们从ESP-IDF官网找到如下资料SPI Flash Modes - ESP32 - — esptool.py latest documentation (espressif.com)https://docs.espressif.com/projects/esptool/en/latest/esp32/advanced-topics/spi-flash-modes.html
其中有这样一段解释
-
The SPI flash chip does not support quad modes. Look up the flash chip datasheet to see which modes it supports. You can identify the flash chip visually, or by using the esptool.py flash_id command.
其实就是esptool.py flash_id这个命令,此时只要你的电脑连接着ESP32模组就行
三、实战
下图是我手边的一块ESP32开发板,从屏幕输出中我们可以看到当前模组的一些信息,包括是否支持蓝牙、WiFi、Dual Core以及VRef校准信息
其中Manufacturer和Device字段指明Flash芯片的信息,Flash Size就是Flash大小信息,可以看到是8MB。
那么上图的Manufacturer和Device如何解释呢?
我们从esp-idf源码中找到答案
components/bootloader_support/bootloader_flash/include/bootloader_flash_override.h
如果你之前有使用过华邦的Flash芯片,其实看到这两个ID信息应该很眼熟。
那么上图中的Manufacturer:C8 Device:4017是哪个厂商的哪款Flash呢?
经过我的不断搜索终于找到(大家要给鸡腿哦)
我的那块开发板的ESP32模组使用的是GD25Q64B这款,大小为8MB
Gitiles
Code Review
Sign In
review.coreboot.org / flashrom / refs/heads/master / . / include / flashchips.h
blob: ba977199758360fcbb42d5e6fab717e2df98f3a0 [file] [log] [blame]
/*
* This file is part of the flashrom project.
*
* Copyright (C) 2000 Silicon Integrated System Corporation
* Copyright (C) 2000 Ronald G. Minnich <rminnich@gmail.com>
* Copyright (C) 2005-2007 coresystems GmbH <stepan@coresystems.de>
* Copyright (C) 2006-2009 Carl-Daniel Hailfinger
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#ifndef __FLASHCHIPS_H__
#define __FLASHCHIPS_H__ 1
/*
* Please keep this list sorted alphabetically by manufacturer. The first
* entry of each section should be the manufacturer ID, followed by the
* list of devices from that manufacturer (sorted by device ID).
*
* Most LPC/FWH parts (parallel flash) have 8-bit device IDs if there is no
* continuation code.
* SPI parts have at least 16-bit device IDs if they support RDID.
*/
#define GENERIC_MANUF_ID 0xFFFF /* Check if there is a vendor ID */
#define GENERIC_DEVICE_ID 0xFFFF /* Only match the vendor ID */
#define SFDP_DEVICE_ID 0xFFFE
#define PROGMANUF_ID 0xFFFE /* dummy ID for opaque chips behind a programmer */
#define PROGDEV_ID 0x01 /* dummy ID for opaque chips behind a programmer */
#define ALLIANCE_ID 0x52 /* Alliance Semiconductor */
#define ALLIANCE_AS29F002B 0x34
#define ALLIANCE_AS29F002T 0xB0
#define ALLIANCE_AS29F010 0x04
#define ALLIANCE_AS29F040 0xA4
#define ALLIANCE_AS29F200B 0x57
#define ALLIANCE_AS29F200T 0x51
#define ALLIANCE_AS29LV160B 0x49
#define ALLIANCE_AS29LV160T 0xCA
#define ALLIANCE_AS29LV400B 0xBA
#define ALLIANCE_AS29LV400T 0xB9
#define ALLIANCE_AS29LV800B 0x5B
#define ALLIANCE_AS29LV800T 0xDA
#define AMD_ID 0x01 /* AMD */
#define AMD_AM29DL400BT 0x0C
#define AMD_AM29DL400BB 0x0F
#define AMD_AM29DL800BT 0x4A
#define AMD_AM29DL800BB 0xCB
#define AMD_AM29F002BB 0x34 /* Same as Am29F002NBB */
#define AMD_AM29F002BT 0xB0 /* Same as Am29F002NBT */
#define AMD_AM29F004BB 0x7B
#define AMD_AM29F004BT 0x77
#define AMD_AM29F016D 0xAD
#define AMD_AM29F010 0x20 /* Same as Am29F010A and Am29F010B */
#define AMD_AM29F040 0xA4 /* Same as AM29F040B */
#define AMD_AM29F080 0xD5 /* Same as Am29F080B */
#define AMD_AM29F200BB 0x57
#define AMD_AM29F200BT 0x51
#define AMD_AM29F400BB 0xAB
#define AMD_AM29F400BT 0x23
#define AMD_AM29F800BB 0x58
#define AMD_AM29F800BT 0xD6
#define AMD_AM29LV001BB 0x6D
#define AMD_AM29LV001BT 0xED
#define AMD_AM29LV010B 0x6E /* 1Mb, uniform */
#define AMD_AM29LV002BB 0xC2
#define AMD_AM29LV002BT 0x40
#define AMD_AM29LV004BB 0xB6
#define AMD_AM29LV004BT 0xB5
#define AMD_AM29LV008BB 0x37
#define AMD_AM29LV008BT 0x3E
#define AMD_AM29LV040B 0x4F
#define AMD_AM29LV080B 0x38 /* Same as Am29LV081B */
#define AMD_AM29LV200BB 0xBF
#define AMD_AM29LV200BT 0x3B
#define AMD_AM29LV800BB 0x5B /* Same as Am29LV800DB */
#define AMD_AM29LV400BT 0xB9
#define AMD_AM29LV400BB 0xBA
#define AMD_AM29LV800BT 0xDA /* Same as Am29LV800DT */
#define AMIC_ID 0x7F37 /* AMIC */
#define AMIC_ID_NOPREFIX 0x37 /* AMIC */
#define AMIC_A25L05PT 0x2020
#define AMIC_A25L05PU 0x2010
#define AMIC_A25L10PT 0x2021
#define AMIC_A25L10PU 0x2011
#define AMIC_A25L20PT 0x2022
#define AMIC_A25L20PU 0x2012
#define AMIC_A25L40PT 0x2013 /* Datasheet says T and U have
same device ID. Confirmed by
hardware testing. */
#define AMIC_A25L40PU 0x2013
#define AMIC_A25L80P 0x2014 /* Seems that no A25L80PT exists */
#define AMIC_A25L16PT 0x2025
#define AMIC_A25L16PU 0x2015
#define AMIC_A25L512 0x3010
#define AMIC_A25L010 0x3011
#define AMIC_A25L020 0x3012
#define AMIC_A25L040 0x3013
#define AMIC_A25L080 0x3014
#define AMIC_A25L016 0x3015
#define AMIC_A25L032 0x3016
#define AMIC_A25LQ16 0x4015
#define AMIC_A25LQ032 0x4016 /* Same as A25LQ32A, but the latter supports SFDP */
#define AMIC_A25LQ64 0x4017
#define AMIC_A29002B 0x0d
#define AMIC_A29002T 0x8C /* Same as A290021T */
#define AMIC_A29040B 0x86
#define AMIC_A29400T 0xB0 /* Same as 294001T */
#define AMIC_A29400U 0x31 /* Same as A294001U */
#define AMIC_A29800T 0x0E
#define AMIC_A29800U 0x8F
#define AMIC_A29L004T 0x34 /* Same as A29L400T */
#define AMIC_A29L004U 0xB5 /* Same as A29L400U */
#define AMIC_A29L008T 0x1A /* Same as A29L800T */
#define AMIC_A29L008U 0x9B /* Same as A29L800U */
#define AMIC_A29L040 0x92
#define AMIC_A49LF040A 0x9d
#define ATMEL_ID 0x1F /* Atmel (now used by Adesto) */
#define ATMEL_AT25DF021 0x4300
#define ATMEL_AT25DF021A 0x4301
#define ATMEL_AT25DF041A 0x4401
#define ATMEL_AT25DF081 0x4502 /* EDI 0x00. AT25DL081 has same ID + EDI 0x0100 */
#define ATMEL_AT25DF081A 0x4501 /* Yes, 81A has a lower number than 81 */
#define ATMEL_AT25DF161 0x4602
#define ATMEL_AT25DF321 0x4700 /* Same as 26DF321 */
#define ATMEL_AT25DF321A 0x4701
#define ATMEL_AT25DF641 0x4800
#define ATMEL_AT25DL161 0x4603 /* EDI 0x0100 */
#define ATMEL_AT25DQ161 0x8600 /* EDI 0x0100 */
#define ATMEL_AT25DQ321 0x8700 /* EDI 0x0100 */
#define ATMEL_AT25F512 0x60 /* Needs AT25F_RDID. ID from PCN and actual HW. Seems to be a relabeled AT25F1024. */
#define ATMEL_AT25F512A 0x65 /* Needs AT25F_RDID */
#define ATMEL_AT25F512B 0x6500
#define ATMEL_AT25F1024 0x60 /* Needs AT25F_RDID */
#define ATMEL_AT25F2048 0x63 /* Needs AT25F_RDID */
#define ATMEL_AT25F4096 0x64 /* Needs AT25F_RDID */
#define ATMEL_AT25FS010 0x6601
#define ATMEL_AT25FS040 0x6604
#define ATMEL_AT25SF041 0x8401
#define ATMEL_AT25SF081 0x8501
#define ATMEL_AT25SF161 0x8601
#define ATMEL_AT25SF321 0x8701
#define ATMEL_AT25SL128A 0x4218
#define ATMEL_AT25SF128A 0x8901 /* Adesto AT25SF128A */
#define ATMEL_AT26DF041 0x4400
#define ATMEL_AT26DF081 0x4500 /* guessed, no datasheet available */
#define ATMEL_AT26DF081A 0x4501
#define ATMEL_AT26DF161 0x4600
#define ATMEL_AT26DF161A 0x4601
#define ATMEL_AT26F004 0x0400
#define ATMEL_AT29LV512 0x3D
#define ATMEL_AT29LV010A 0x35 /* Same as AT29BV010A, the latter works down to 2.7V */
#define ATMEL_AT29LV020 0xBA
#define ATMEL_AT29BV040A 0xC4
#define ATMEL_AT29C040A 0xA4
#define ATMEL_AT29C010A 0xD5
#define ATMEL_AT29C020 0xDA
#define ATMEL_AT29C512 0x5D
#define ATMEL_AT45BR3214B /* No ID available */
#define ATMEL_AT45CS1282 0x2920
#define ATMEL_AT45D011 /* No ID available */
#define ATMEL_AT45D021A /* No ID available */
#define ATMEL_AT45D041A /* No ID available */
#define ATMEL_AT45D081A /* No ID available */
#define ATMEL_AT45D161 /* No ID available */
#define ATMEL_AT45DB011 /* No ID (opcode) available for AT45DB011, AT45DB011B */
#define ATMEL_AT45DB011D 0x2200
#define ATMEL_AT45DB021 /* No ID (opcode) available for AT45DB021, AT45DB021A, AT45DB021B */
#define ATMEL_AT45DB021D 0x2300
#define ATMEL_AT45DB021E /* same as above but with EDI 0x0100 */
#define ATMEL_AT45DB041 /* No ID (opcode) available for AT45DB041, AT45DB041A, AT45DB041B */
#define ATMEL_AT45DB041D 0x2400
#define ATMEL_AT45DB041E /* same as above but with EDI 0x0100 */
#define ATMEL_AT45DB081 /* No ID (opcode) available for AT45DB081, AT45DB081A, AT45DB081B */
#define ATMEL_AT45DB081D 0x2500
#define ATMEL_AT45DB081E /* same as above but with EDI 0x0100 */
#define ATMEL_AT45DB161 /* No ID (opcode) available for AT45DB161, AT45DB161B */
#define ATMEL_AT45DB161D 0x2600
#define ATMEL_AT45DB161E /* same as above but with EDI 0x0100 */
#define ATMEL_AT45DB321 /* No ID (opcode) available for AT45DB321, AT45DB321B */
#define ATMEL_AT45DB321C 0x2700
#define ATMEL_AT45DB321E /* same as above but with EDI 0x0100 */
#define ATMEL_AT45DB321D 0x2701 /* Buggy data sheet */
#define ATMEL_AT45DB642 /* No ID (opcode) available for AT45DB642 */
#define ATMEL_AT45DB642D 0x2800
#define ATMEL_AT49BV512 0x03 /* Same as AT49F512 */
#define ATMEL_AT49F001N 0x05 /* Same as AT49F001 */
#define ATMEL_AT49F001NT 0x04 /* Same as AT49F001T */
#define ATMEL_AT49F002N 0x07 /* for AT49F002(N) */
#define ATMEL_AT49LH002 0xE9
#define ATMEL_AT49LH00B4 0xED
#define ATMEL_AT49LH004 0xEE
#define ATMEL_AT49F002NT 0x08 /* for AT49F002(N)T */
#define ATMEL_AT49F010 0x17 /* Same as AT49HF010 (some erroneous datasheets say 0x87), AT49BV010, AT49HBV010, AT49HLV010 */
#define ATMEL_AT49F020 0x0B
#define ATMEL_AT49F040 0x13
#define ATMEL_AT49F080 0x23
#define ATMEL_AT49F080T 0x27
/* Boya/BoHong Microelectronics Inc. */
#define BOYA_BOHONG_ID 0x68
#define BOYA_BOHONG_B_25D16A 0x4015
#define BOYA_BOHONG_B_25Q128AS 0x4018
/* Bright Microelectronics has the same manufacturer ID as Hyundai... */
#define BRIGHT_ID 0xAD /* Bright Microelectronics */
#define BRIGHT_BM29F040 0x40
#define BRIGHT_BM29F400B 0xAB
#define BRIGHT_BM29F400T 0xAD
#define CATALYST_ID 0x31 /* Catalyst */
#define CATALYST_CAT28F512 0xB8
#define ESMT_ID 0x8C /* Elite Semiconductor Memory Technology (ESMT) / EFST Elite Flash Storage */
#define ESMT_F25L008A 0x2014
#define ESMT_F25L32PA 0x2016
#define ESMT_F25D08QA 0x2534
#define ESMT_F25L16QA2S 0x4015
#define ESMT_F25L32QA 0x4016
#define ESMT_F25L32QA2S 0x4116
#define ESMT_F25L64QA 0x4117
#define ESMT_F25L128QA 0x4118
#define ESMT_F49B002UA 0x00
/*
* EN25 chips are SPI, first byte of device ID is memory type,
* second byte of device ID is log(bitsize)-9.
* Vendor and device ID of EN29 series are both prefixed with 0x7F, which
* is the continuation code for IDs in bank 2.
* Vendor ID of EN25 series is NOT prefixed with 0x7F, this results in
* a collision with Mitsubishi. Mitsubishi once manufactured flash chips.
* Let's hope they are not manufacturing SPI flash chips as well.
*/
#define EON_ID 0x7F1C /* EON Silicon Devices */
#define EON_ID_NOPREFIX 0x1C /* EON, missing 0x7F prefix */
#define EON_EN25B05 0x2010 /* Same as EN25P05, can be distinguished by RES/REMS: */
#define EON_EN25P05 0x05
#define EON_EN25B05T 0x25
#define EON_EN25B05B 0x95
#define EON_EN25B10 0x2011 /* Same as EN25P10, can be distinguished by RES/REMS: */
#define EON_EN25P10 0x10
#define EON_EN25B10T 0x40
#define EON_EN25B10B 0x30
#define EON_EN25B20 0x2012 /* Same as EN25P20, can be distinguished by RES/REMS: */
#define EON_EN25P20 0x11
#define EON_EN25B20T 0x41
#define EON_EN25B20B 0x31
#define EON_EN25B40 0x2013 /* Same as EN25P40, can be distinguished by RES/REMS: */
#define EON_EN25P40 0x12
#define EON_EN25B40T 0x42
#define EON_EN25B40B 0x32
#define EON_EN25B80 0x2014 /* Same as EN25P80, can be distinguished by RES/REMS: */
#define EON_EN25P80 0x13
#define EON_EN25B80T 0x43
#define EON_EN25B80B 0x33
#define EON_EN25B16 0x2015 /* Same as EN25P16, can be distinguished by RES/REMS: */
#define EON_EN25P16 0x14
#define EON_EN25B16T 0x44
#define EON_EN25B16B 0x34
#define EON_EN25B32 0x2016 /* Same as EN25P32, can be distinguished by RES/REMS: */
#define EON_EN25P32 0x15
#define EON_EN25B32T 0x45
#define EON_EN25B32B 0x35
#define EON_EN25B64 0x2017 /* Same as EN25P64, can be distinguished by RES/REMS: */
#define EON_EN25P64 0x16
#define EON_EN25B64T 0x46
#define EON_EN25B64B 0x36
#define EON_EN25F05 0x3110
#define EON_EN25F10 0x3111
#define EON_EN25F20 0x3112
#define EON_EN25F40 0x3113
#define EON_EN25F80 0x3114
#define EON_EN25F16 0x3115
#define EON_EN25F32 0x3116
#define EON_EN25F64 0x3117
#define EON_EN25Q40 0x3013
#define EON_EN25Q80 0x3014
#define EON_EN25Q16 0x3015 /* Same as EN25D16 */
#define EON_EN25Q32 0x3016 /* Same as EN25Q32A and EN25Q32B */
#define EON_EN25Q64 0x3017
#define EON_EN25Q128 0x3018
#define EON_EN25QH16 0x7015
#define EON_EN25QH32 0x7016
#define EON_EN25QH64 0x7017
#define EON_EN25QH128 0x7018
#define EON_EN25QH256 0x7019
#define EON_EN25S10 0x3811
#define EON_EN25S20 0x3812
#define EON_EN25S40 0x3813
#define EON_EN25S80 0x3814
#define EON_EN25S16 0x3815
#define EON_EN25S32 0x3816
#define EON_EN25S64 0x3817
#define EON_EN25T80 0x5114
#define EON_EN25T16 0x5115
#define EON_EN29F512 0x7F21
#define EON_EN29F010 0x20
#define EON_EN29F040A 0x7F04
#define EON_EN29LV010 0x7F6E
#define EON_EN29LV040 0x4F /* Same as EN29LV040A */
#define EON_EN29LV640B 0xCB
#define EON_EN29LV640T 0xC9
#define EON_EN29LV640U 0x7E
#define EON_EN29F002T 0x7F92 /* Same as EN29F002A */
#define EON_EN29F002B 0x7F97 /* Same as EN29F002AN */
#define EON_EN29GL064HL 0x7E0C01 /* Uniform Sectors, WP protects Top OR Bottom sector */
#define EON_EN29GL064T 0x7E1001 /* Same ID as EN29GL064AT */
#define EON_EN29GL064B 0x7E1000 /* Same ID as EN29GL064AB */
#define EON_EN29GL128HL 0x7F2101 /* Uniform Sectors, WP protects Top OR Bottom sector */
#define EON_EN29GL256HL 0x7F2201 /* Uniform Sectors, WP protects Top OR Bottom sector */
#define EXCEL_ID 0x7F7F7F7F4A /* Excel Semiconductor Inc. (ESI) resides in bank 5 */
#define EXCEL_ID_NOPREFIX 0x4A /* ESI, missing 0x7F prefix */
#define EXCEL_ES25P40 0x2013
#define EXCEL_ES25P80 0x2014
#define EXCEL_ES25P16 0x2015
#define FIDELIX_ID 0xF8 /* Fidelix */
#define FIDELIX_FM25M16 0x4215
#define FIDELIX_FM25M32 0x4216
#define FIDELIX_FM25M64 0x4217
#define FIDELIX_FM25Q08 0x3214
#define FIDELIX_FM25Q16 0x3215 /* Same as FM25S16 (which is apparently single I/O only) */
#define FIDELIX_FM25Q32 0x3216
#define FIDELIX_FM25Q64 0x3217
#define FUDAN_ID 0x7F7F7F7F7F7F7FA1 /* Shanghai Fudan Microelectronics resides in bank 8 */
#define FUDAN_ID_NOPREFIX 0xA1 /* Fudan, missing 0x7F prefix */
#define FUDAN_FM25F005 0x3110
#define FUDAN_FM25F01 0x3111
#define FUDAN_FM25F02 0x3112 /* Same as FM25F02A */
#define FUDAN_FM25F04 0x3113 /* Same as FM25F04A */
#define FUDAN_FM25Q08 0x4014
#define FUDAN_FM25Q16 0x4015
#define FUDAN_FM25Q32 0x4016
#define FUJITSU_ID 0x04 /* Fujitsu */
#define FUJITSU_MBM29DL400BC 0x0F
#define FUJITSU_MBM29DL400TC 0x0C
#define FUJITSU_MBM29DL800BA 0xCB
#define FUJITSU_MBM29DL800TA 0x4A
#define FUJITSU_MBM29F002BC 0x34
#define FUJITSU_MBM29F002TC 0xB0
#define FUJITSU_MBM29F004BC 0x7B
#define FUJITSU_MBM29F004TC 0x77
#define FUJITSU_MBM29F040C 0xA4
#define FUJITSU_MBM29F080A 0xD5
#define FUJITSU_MBM29F200BC 0x57
#define FUJITSU_MBM29F200TC 0x51
#define FUJITSU_MBM29F400BC 0xAB
#define FUJITSU_MBM29F400TC 0x23
#define FUJITSU_MBM29F800BA 0x58
#define FUJITSU_MBM29F800TA 0xD6
#define FUJITSU_MBM29LV002BC 0xC2
#define FUJITSU_MBM29LV002TC 0x40
#define FUJITSU_MBM29LV004BC 0xB6
#define FUJITSU_MBM29LV004TC 0xB5
#define FUJITSU_MBM29LV008BA 0x37
#define FUJITSU_MBM29LV008TA 0x3E
#define FUJITSU_MBM29LV080A 0x38
#define FUJITSU_MBM29LV200BC 0xBF
#define FUJITSU_MBM29LV200TC 0x3B
#define FUJITSU_MBM29LV400BC 0xBA
#define FUJITSU_MBM29LV400TC 0xB9
#define FUJITSU_MBM29LV800BA 0x5B /* Same as MBM29LV800BE */
#define FUJITSU_MBM29LV800TA 0xDA /* Same as MBM29LV800TE */
#define FUJITSU_MBM29LV160BE 0x49 /* 16 b mode 0x2249 */
#define FUJITSU_MBM29LV160TE 0xC4 /* 16 b mode 0x22C4 */
#define GIGADEVICE_ID 0xC8 /* GigaDevice */
#define GIGADEVICE_GD25T80 0x3114
#define GIGADEVICE_GD25Q512 0x4010
#define GIGADEVICE_GD25Q10 0x4011
#define GIGADEVICE_GD25Q20 0x4012 /* Same as GD25QB */
#define GIGADEVICE_GD25Q40 0x4013 /* Same as GD25QB */
#define GIGADEVICE_GD25Q80 0x4014 /* Same as GD25Q80B (which has OTP) */
#define GIGADEVICE_GD25Q16 0x4015 /* Same as GD25Q16B (which has OTP) */
#define GIGADEVICE_GD25Q32 0x4016 /* Same as GD25Q32B */
#define GIGADEVICE_GD25Q64 0x4017 /* Same as GD25Q64B */
#define GIGADEVICE_GD25Q128 0x4018 /* GD25Q128B and GD25Q128C only, can be distinguished by SFDP */
#define GIGADEVICE_GD25Q256D 0x4019
#define GIGADEVICE_GD25VQ21B 0x4212
#define GIGADEVICE_GD25VQ41B 0x4213 /* Same as GD25VQ40C, can be distinguished by SFDP */
#define GIGADEVICE_GD25VQ80C 0x4214
#define GIGADEVICE_GD25VQ16C 0x4215
#define GIGADEVICE_GD25LQ40 0x6013
#define GIGADEVICE_GD25LQ80 0x6014
#define GIGADEVICE_GD25LQ16 0x6015
#define GIGADEVICE_GD25LQ32 0x6016
#define GIGADEVICE_GD25LQ64 0x6017 /* Same as GD25LQ64B (which is faster) */
#define GIGADEVICE_GD25LQ128CD 0x6018
#define GIGADEVICE_GD25WQ80E 0x6514
#define GIGADEVICE_GD29GL064CAB 0x7E0601
#define HYUNDAI_ID 0xAD /* Hyundai */
#define HYUNDAI_HY29F400T 0x23 /* Same as HY29F400AT */
#define HYUNDAI_HY29F800B 0x58 /* Same as HY29F800AB */
#define HYUNDAI_HY29LV800B 0x5B
#define HYUNDAI_HY29F040A 0xA4
#define HYUNDAI_HY29F400B 0xAB /* Same as HY29F400AB */
#define HYUNDAI_HY29F002B 0x34
#define HYUNDAI_HY29F002T 0xB0
#define HYUNDAI_HY29LV400T 0xB9
#define HYUNDAI_HY29LV400B 0xBA
#define HYUNDAI_HY29F080 0xD5
#define HYUNDAI_HY29F800T 0xD6 /* Same as HY29F800AT */
#define HYUNDAI_HY29LV800T 0xDA
#define IMT_ID 0x7F1F /* Integrated Memory Technologies */
#define IMT_IM29F004B 0xAE
#define IMT_IM29F004T 0xAF
#define INTEL_ID 0x89 /* Intel */
#define INTEL_28F320J5 0x14
#define INTEL_28F640J5 0x15
#define INTEL_28F320J3 0x16
#define INTEL_28F640J3 0x17
#define INTEL_28F128J3 0x18
#define INTEL_28F256J3 0x1D
#define INTEL_28F400T 0x70 /* 28F400BV/BX/CE/CV-T */
#define INTEL_28F400B 0x71 /* 28F400BV/BX/CE/CV-B */
#define INTEL_28F200T 0x74 /* 28F200BL/BV/BX/CV-T */
#define INTEL_28F200B 0x75 /* 28F200BL/BV/BX/CV-B */
#define INTEL_28F004T 0x78 /* 28F004B5/BE/BV/BX-T */
#define INTEL_28F004B 0x79 /* 28F004B5/BE/BV/BX-B */
#define INTEL_28F002T 0x7C /* 28F002BC/BL/BV/BX-T */
#define INTEL_28F002B 0x7D /* 28F002BL/BV/BX-B */
#define INTEL_28F001T 0x94 /* 28F001BN/BX-T */
#define INTEL_28F001B 0x95 /* 28F001BN/BX-B */
#define INTEL_28F008T 0x98 /* 28F008BE/BV-T */
#define INTEL_28F008B 0x99 /* 28F008BE/BV-B */
#define INTEL_28F800T 0x9C /* 28F800B5/BV/CE/CV-T */
#define INTEL_28F800B 0x9D /* 28F800B5/BV/CE/CV-B */
#define INTEL_28F016SV 0xA0 /* 28F016SA/SV */
#define INTEL_28F008SA 0xA2
#define INTEL_28F008S3 0xA6 /* 28F008S3/S5/SC */
#define INTEL_28F004S3 0xA7 /* 28F008S3/S5/SC */
#define INTEL_28F016XS 0xA8
#define INTEL_28F016S3 0xAA /* 28F016S3/S5/SC */
#define INTEL_82802AC 0xAC
#define INTEL_82802AB 0xAD
#define INTEL_28F010 0xB4
#define INTEL_28F512 0xB8
#define INTEL_28F256A 0xB9
#define INTEL_28F020 0xBD
#define INTEL_28F016B3T 0xD0 /* 28F016B3-T */
#define INTEL_28F016B3B 0xD1 /* 28F016B3-B */
#define INTEL_28F008B3T 0xD2 /* 28F008B3-T */
#define INTEL_28F008B3B 0xD3 /* 28F008B3-B */
#define INTEL_28F004B3T 0xD4 /* 28F004B3-T */
#define INTEL_28F004B3B 0xD5 /* 28F004B3-B */
#define INTEL_25F160S33B8 0x8911 /* Same as 25F016S33B8 */
#define INTEL_25F320S33B8 0x8912
#define INTEL_25F640S33B8 0x8913
#define INTEL_25F160S33T8 0x8915 /* Same as 25F016S33T8 */
#define INTEL_25F320S33T8 0x8916
#define INTEL_25F640S33T8 0x8917
#define SHARP_LH28F008SA 0xA2 /* Sharp chip, Intel Vendor ID */
#define SHARP_LH28F008SC 0xA6 /* Sharp chip, Intel Vendor ID */
#define ISSI_ID 0xD5 /* ISSI Integrated Silicon Solutions, see also PMC. */
#define ISSI_ID_SPI 0x9D /* ISSI ID used for SPI flash, see also PMC_ID_NOPREFIX */
#define ISSI_IS25LP064 0x6017
#define ISSI_IS25LP128 0x6018
#define ISSI_IS25LP256 0x6019
#define ISSI_IS25WP032 0x7016
#define ISSI_IS25WP064 0x7017
#define ISSI_IS25WP128 0x7018
#define ISSI_IS25WP256 0x7019
#define ISSI_PMC_IS29GL032B 0xF9
#define ISSI_PMC_IS29GL032T 0xF6
#define ISSI_PMC_IS29GL064B 0x7E1000
#define ISSI_PMC_IS29GL064T 0x7E1001
#define ISSI_PMC_IS29GL064HL 0x7E0C01
#define ISSI_PMC_IS29GL128HL 0x7E2101
#define ISSI_PMC_IS29GL256HL 0x7E2201
#define MACRONIX_ID 0xC2 /* Macronix (MX) */
/* Mask ROMs */
#define MACRONIX_MX23L1654 0x0515
#define MACRONIX_MX23L3254 0x0516
#define MACRONIX_MX23L6454 0x0517
#define MACRONIX_MX23L12854 0x0518
/* MX25 chips are SPI, first byte of device ID is memory type,
* second byte of device ID is log(bitsize)-9.
* Generalplus SPI chips seem to be compatible with Macronix
* and use the same set of IDs. */
#define MACRONIX_MX25L512 0x2010 /* Same as MX25L512E, MX25V512, MX25V512C */
#define MACRONIX_MX25L5121E 0x2210
#define MACRONIX_MX25L1005 0x2011 /* Same as MX25L1005C, MX25L1006E */
#define MACRONIX_MX25L2005 0x2012 /* Same as MX25L2005C, MX25L2006E */
#define MACRONIX_MX25L4005 0x2013 /* Same as MX25L4005A, MX25L4005C, MX25L4006E */
#define MACRONIX_MX25L8005 0x2014 /* Same as MX25V8005, MX25L8006E, MX25L8008E, FIXME: MX25L8073E (4k 0x20) */
#define MACRONIX_MX25L1605 0x2015 /* MX25L1605 (64k 0x20); MX25L1605A/MX25L1606E/MX25L1608E (4k 0x20, 64k 0x52); MX25L1605D/MX25L1608D/MX25L1673E (4k 0x20) */
#define MACRONIX_MX25L3205 0x2016 /* MX25L3205, MX25L3205A (64k 0x20); MX25L3205D/MX25L3208D (4k 0x20); MX25L3206E/MX25L3208E (4k 0x20, 64k 0x52); MX25L3233F/MX25L3273E (4k 0x20, 32k 0x52) */
#define MACRONIX_MX25L6405 0x2017 /* MX25L6405, MX25L6405D (64k 0x20); MX25L6406E/MX25L6408E (4k 0x20); MX25L6436E/MX25L6445E/MX25L6465E/MX25L6473E (4k 0x20, 32k 0x52) */
#define MACRONIX_MX25L12805D 0x2018 /* MX25L12805D (no 32k); MX25L12865E, MX25L12835F, MX25L12845E, MX25L12873F, MX25L12833F (32k 0x52) */
#define MACRONIX_MX25L25635F 0x2019 /* Same as MX25L25639F, but the latter seems to not support REMS */
#define MACRONIX_MX25L1635D 0x2415
#define MACRONIX_MX25L1635E 0x2515 /* MX25L1635{E} */
#define MACRONIX_MX66L51235F 0x201a /* MX66L51235F, MX25L51245G */
#define MACRONIX_MX66L1G45G 0x201b /* MX66L1G45G */
#define MACRONIX_MX25U8032E 0x2534
#define MACRONIX_MX25U1635E 0x2535
#define MACRONIX_MX25U3235E 0x2536 /* Same as MX25U6435F */
#define MACRONIX_MX25U6435E 0x2537 /* Same as MX25U6435F */
#define MACRONIX_MX25U12835E 0x2538 /* Same as MX25U12835F */
#define MACRONIX_MX25U25635F 0x2539
#define MACRONIX_MX25U51245G 0x253a
#define MACRONIX_MX25L3235D 0x5E16 /* MX25L3225D/MX25L3235D/MX25L3237D */
#define MACRONIX_MX25L6495F 0x9517
#define MACRONIX_MX25R3235F 0x2816
#define MACRONIX_MX25R6435F 0x2817
#define MACRONIX_MX29F001B 0x19
#define MACRONIX_MX29F001T 0x18
#define MACRONIX_MX29F002B 0x34 /* Same as MX29F002NB; N has reset pin n/c. */
#define MACRONIX_MX29F002T 0xB0 /* Same as MX29F002NT; N has reset pin n/c. */
#define MACRONIX_MX29F004B 0x46
#define MACRONIX_MX29F004T 0x45
#define MACRONIX_MX29F022B 0x37 /* Same as MX29F022NB */
#define MACRONIX_MX29F022T 0x36 /* Same as MX29F022NT */
#define MACRONIX_MX29F040 0xA4 /* Same as MX29F040C */
#define MACRONIX_MX29F080 0xD5
#define MACRONIX_MX29F200B 0x57 /* Same as MX29F200CB */
#define MACRONIX_MX29F200T 0x51 /* Same as MX29F200CT */
#define MACRONIX_MX29F400B 0xAB /* Same as MX29F400CB */
#define MACRONIX_MX29F400T 0x23 /* Same as MX29F400CT */
#define MACRONIX_MX29F800B 0x58
#define MACRONIX_MX29F800T 0xD6
#define MACRONIX_MX29GL320EB 0x7E1A00
#define MACRONIX_MX29GL320ET 0x7E1A01
#define MACRONIX_MX29GL320EHL 0x7E1D00
#define MACRONIX_MX29GL640EB 0x7E1000
#define MACRONIX_MX29GL640ET 0x7E1001
#define MACRONIX_MX29GL640EHL 0x7E0C01
#define MACRONIX_MX29GL128F 0x7E2101 /* Same as MX29GL128E */
#define MACRONIX_MX29GL256F 0x7E2201 /* Same as MX29GL256E */
#define MACRONIX_MX29GL512F 0x7E2301
#define MACRONIX_MX68GL1G0F 0x7E2801
#define MACRONIX_MX29LV002CB 0x5A
#define MACRONIX_MX29LV002CT 0x59
#define MACRONIX_MX29LV004B 0xB6 /* Same as MX29LV004CB */
#define MACRONIX_MX29LV004T 0xB5 /* Same as MX29LV004CT */
#define MACRONIX_MX29LV008B 0x37 /* Same as MX29LV008CB */
#define MACRONIX_MX29LV008T 0x3E /* Same as MX29LV008CT */
#define MACRONIX_MX29LV040 0x4F /* Same as MX29LV040C */
#define MACRONIX_MX29LV081 0x38
#define MACRONIX_MX29LV128DB 0x7A
#define MACRONIX_MX29LV128DT 0x7E
#define MACRONIX_MX29LV160DB 0x49 /* Same as MX29LV161DB/MX29LV160CB */
#define MACRONIX_MX29LV160DT 0xC4 /* Same as MX29LV161DT/MX29LV160CT */
#define MACRONIX_MX29LV320DB 0xA8 /* Same as MX29LV321DB */
#define MACRONIX_MX29LV320DT 0xA7 /* Same as MX29LV321DT */
#define MACRONIX_MX29LV400B 0xBA /* Same as MX29LV400CB */
#define MACRONIX_MX29LV400T 0xB9 /* Same as MX29LV400CT */
#define MACRONIX_MX29LV640DB 0xCB /* Same as MX29LV640EB */
#define MACRONIX_MX29LV640DT 0xC9 /* Same as MX29LV640ET */
#define MACRONIX_MX29LV800B 0x5B /* Same as MX29LV800CB */
#define MACRONIX_MX29LV800T 0xDA /* Same as MX29LV800CT */
#define MACRONIX_MX29SL402CB 0xF1
#define MACRONIX_MX29SL402CT 0x70
#define MACRONIX_MX29SL800CB 0x6B /* Same as MX29SL802CB */
#define MACRONIX_MX29SL800CT 0xEA /* Same as MX29SL802CT */
/* Nantronics Semiconductors is listed in JEP106AJ in bank 7, so it should have 6 continuation codes in front
* of the manufacturer ID of 0xD5. http://www.nantronicssemi.com */
#define NANTRONICS_ID 0x7F7F7F7F7F7FD5 /* Nantronics */
#define NANTRONICS_ID_NOPREFIX 0xD5 /* Nantronics, missing prefix */
#define NANTRONICS_N25S10 0x3011
#define NANTRONICS_N25S20 0x3012
#define NANTRONICS_N25S40 0x3013
#define NANTRONICS_N25S80 0x3014
#define NANTRONICS_N25S16 0x3015
/*
* Programmable Micro Corp is listed in JEP106W in bank 2, so it should
* have a 0x7F continuation code prefix.
* Apparently PMC was renamed to "Chingis Technology Corporation" http://www.chingistek.com which is now a
* subsidiary of ISSI. They continue to use the PMC manufacturer ID (instead of ISSI's) nevertheless, even for
* new chips with IS* model numbers.
*/
#define PMC_ID 0x7F9D /* PMC */
#define PMC_ID_NOPREFIX 0x9D /* PMC, missing 0x7F prefix */
#define PMC_PM25LD256C 0x2F
#define PMC_PM25LD512 0x20 /* Same as Pm25LD512C, but the latter has more locking options. */
#define PMC_PM25LD010 0x21 /* Same as Pm25LD010C, but the latter has more locking options. */
#define PMC_PM25LD020 0x22 /* Same as Pm25LD020C, but the latter has more locking options. */
#define PMC_PM25LQ020 0x42
#define PMC_PM25LQ040 0x43
#define PMC_PM25LQ080 0x44
#define PMC_PM25LQ016 0x45
#define PMC_PM25LQ032C 0x46
#define PMC_PM25LV512 0x7B /* Same as Pm25LV512A */
#define PMC_PM25LV010 0x7C /* Same as Pm25LV010A, but the former does not support RDID but RES3 only. */
#define PMC_PM25LV020 0x7D
#define PMC_PM25LV040 0x7E /* Same as PM25LD040(C), but the latter supports more features. */
#define PMC_PM25LV080B 0x13
#define PMC_PM25LV016B 0x14
#define PMC_PM29F002T 0x1D
#define PMC_PM29F002B 0x2D
#define PMC_PM39LV512 0x1B /* Same as IS39LV512 */
#define PMC_PM39F010 0x1C /* Same as Pm39LV010, IS39LV010 */
#define PMC_PM39LV020 0x3D
#define PMC_PM39LV040 0x3E /* Same as IS39LV040 */
#define PMC_PM39F020 0x4D
#define PMC_PM39F040 0x4E
#define PMC_PM49FL002 0x6D
#define PMC_PM49FL004 0x6E
/*
* The Sanyo chip found so far uses SPI, first byte is manufacturer code,
* second byte is the device code,
* third byte is a dummy byte.
*/
#define SANYO_ID 0x62 /* Sanyo */
#define SANYO_LE25FW203A 0x1600
#define SANYO_LE25FW403A 0x1100
#define SANYO_LE25FW106 0x15
#define SANYO_LE25FW406 0x07 /* RES2 */
#define SANYO_LE25FW418A 0x10 /* RES2 and some weird 1 byte RDID variant */
#define SANYO_LE25FW406A 0x1A /* RES2, no datasheet */
#define SANYO_LE25FU106B 0x1D
#define SANYO_LE25FU206 0x44
#define SANYO_LE25FU206A 0x0612
#define SANYO_LE25FU406B 0x1E /* LE25FW418A without HD_READ mode option variant */
#define SANYO_LE25FU406C 0x0613 /* Also known as LE25U40CMC apparently */
#define SANYO_LE25FW806 0x26 /* RES2 and some weird 1 byte RDID variant */
#define SANYO_LE25FW808 0x20 /* RES2 and some weird 1 byte RDID variant */
#define SHARP_ID 0xB0 /* Sharp */
#define SHARP_LH28F008BJ__PT 0xEC
#define SHARP_LH28F008BJ__PB 0xED
#define SHARP_LH28F800BV__BTL 0x4B
#define SHARP_LH28F800BV__BV 0x4D
#define SHARP_LH28F800BV__TV 0x4C
#define SHARP_LHF00L02 0xC9 /* Same as LHF00L06/LHF00L07 */
#define SHARP_LHF00L04 0xCF /* Same as LHF00L03/LHF00L05 */
/* Spansion was previously a joint venture of AMD and Fujitsu. */
#define SPANSION_ID 0x01 /* Spansion, same ID as AMD */
/* S25 chips are SPI. The first device ID byte is memory type and
* the second device ID byte is memory capacity. */
#define SPANSION_S25FL004A 0x0212
#define SPANSION_S25FL008A 0x0213
#define SPANSION_S25FL016A 0x0214
#define SPANSION_S25FL032A 0x0215 /* Same as S25FL032P, but the latter supports EDI and CFI */
#define SPANSION_S25FL064A 0x0216 /* Same as S25FL064P, but the latter supports EDI and CFI */
#define SPANSION_S25FL128 0x2018 /* Same ID for various S25FL127S, S25FL128P, S25FL128S and S25FL129P (including dual-die S70FL256P) variants (EDI supported) */
#define SPANSION_S25FL256 0x0219
#define SPANSION_S25FL512 0x0220
#define SPANSION_S25FL204 0x4013
#define SPANSION_S25FL208 0x4014
#define SPANSION_S25FL216 0x4015 /* Same as S25FL216K, but the latter supports OTP, 3 status regs, quad I/O, SFDP etc. */
#define SPANSION_S25FL116K 0x4015
#define SPANSION_S25FL132K 0x4016
#define SPANSION_S25FL164K 0x4017
#define SPANSION_S25FS128S_L 0x20180081 /* Large sectors. */
#define SPANSION_S25FS128S_S 0x20180181 /* Small sectors. */
#define SPANSION_S25FS256S_L 0x02190081 /* Large sectors. */
#define SPANSION_S25FS256S_S 0x02190181 /* Small sectors. */
#define SPANSION_S25FL128S_UL 0x20180080 /* Uniform Large (128kB) sectors */
#define SPANSION_S25FL128S_US 0x20180180 /* Uniform Small (64kB) sectors */
#define SPANSION_S25FL256S_UL 0x02190080 /* Uniform Large (128kB) sectors */
#define SPANSION_S25FL256S_US 0x02190180 /* Uniform Small (64kB) sectors */
/* Spansion 29GL families got a suffix indicating the process technology but share the same 3-Byte IDs. They can
* however be differentiated by CFI byte 45h. Some versions exist which have special top or bottom boot sectors
* and various WP configurations (not heeded in the table below).
*
* Suf. Process Sector Sz Rd Page Wr Page Data Width OTP Sz Min Size Max Size
* A 200 nm 64 kB 8 B 32 B x8/x16 256 B 16Mb/ 2MB 64Mb/ 8MB
* M 230 nm 64 kB 8 B 32 B x8/x16 256 B 32Mb/ 4MB 256Mb/ 32MB
* N* 110 nm 64 kB 16 B 32 B x8/x16 256 B 32Mb/ 4MB 64Mb/ 8MB
* N* 110 nm 128 kB 16 B 32 B x8/x16 256 B 128Mb/16MB 256Mb/ 64MB
* P 90 nm 128 kB 16 B 64 B x8/x16 256 B 128Mb/16MB 2Gb/256MB
* S 65 nm 128 kB 32 B 512 B x8 only 512 B 128Mb/16MB 2Gb/256MB
*
* For the N series there are two subgroups: the 4 and 8MB devices (S29GL032N, S29GL064N) have 64 kB erase
* sectors while the bigger chips got 128 kB sectors.
* Each series includes multiple models varying in speedgrade, boot block configurations etc.
*/
#define SPANSION_S29GL016_1 0xC4 /* Top Boot Sector, WP protects Top 2 sectors */
#define SPANSION_S29GL016_2 0x49 /* Bottom Boot Sector, WP protects Bottom 2 sectors */
/* Same IDs for S29GL032A, S29GL032M, S29GL032N (variations) */
#define SPANSION_S29GL032_1289 0x7E1D00 /* Uniform Sectors, WP protects Top OR Bottom sector */
#define SPANSION_S29GL032_3 0x7E1A01 /* Top Boot Sector, WP protects Top 2 sectors */
#define SPANSION_S29GL032_4 0x7E1A00 /* Bottom Boot Sector, WP protects Bottom 2 sectors */
/* Same IDs for S29GL064A, S29GL064M, S29GL064N, S29GL064S (variations) */
#define SPANSION_S29GL064_1289 0x7E0C01 /* Uniform Sectors, WP protects Top OR Bottom sector */
#define SPANSION_S29GL064_3 0x7E1001 /* Top Boot Sector, WP protects Top 2 sectors */
#define SPANSION_S29GL064_4 0x7E1000 /* Bottom Boot Sector, WP protects Bottom 2 sectors */
#define SPANSION_S29GL064_567 0x7E1301 /* x16 only, Uniform Sectors */
#define SPANSION_S29GL128 0x7E2101 /* Same ID for S29GL128M, S29GL128N, S29GL128P, S29GL128S */
#define SPANSION_S29GL256 0x7E2201 /* Same ID for S29GL256M, S29GL256N, S29GL256P, S29GL256S */
#define SPANSION_S29GL512 0x7E2301 /* Same ID for S29GL512P, S29GL512S */
#define SPANSION_S29GL01G 0x7E2801 /* Same ID for S29GL01GP, S29GL01GS */
#define SPANSION_S70GL02G 0x7E4801 /* Same ID for S70GL02GP, S70GL02GS; based on two S29GL01G dies respectively */
/*
* SST25 chips are SPI, first byte of device ID is memory type, second
* byte of device ID is related to log(bitsize) at least for some chips.
*/
#define SST_ID 0xBF /* SST */
#define SST_SST25LF020_REMS 0x43 /* REMS or RES opcode */
#define SST_SST25WF512 0x2501
#define SST_SST25WF010 0x2502
#define SST_SST25WF020 0x2503
#define SST_SST25WF040 0x2504
#define SST_SST25WF080 0x2505
/* There exist some successors to members of the SST25WF family with alphabetic suffixes. Their datasheets show
* a 4 byte long response w/o a vendor ID. The first byte is 0x62 that is actually Sanyo's and might be due to
* a collaboration in the mid 2000ies between Sanyo and SST. */
#define SST_SST25WF020A 0x1612
#define SST_SST25WF040B 0x1613
#define SST_SST25WF080B 0x1614
#define SST_SST25VF512_REMS 0x48 /* REMS or RES opcode, same as SST25VF512A */
#define SST_SST25VF010_REMS 0x49 /* REMS or RES opcode, same as SST25VF010A */
#define SST_SST25VF020_REMS 0x43 /* REMS or RES opcode, same as SST25LF020A */
#define SST_SST25VF020B 0x258C
#define SST_SST25VF040_REMS 0x44 /* REMS or RES opcode, same as SST25LF040A */
#define SST_SST25VF040B 0x258D
#define SST_SST25VF040B_REMS 0x8D /* REMS or RES opcode */
#define SST_SST25VF080_REMS 0x80 /* REMS or RES opcode, same as SST25LF080A */
#define SST_SST25VF080B 0x258E
#define SST_SST25VF080B_REMS 0x8E /* REMS or RES opcode */
#define SST_SST25VF016B 0x2541
#define SST_SST25VF032B 0x254A
#define SST_SST25VF032B_REMS 0x4A /* REMS or RES opcode */
#define SST_SST25VF064C 0x254B
#define SST_SST26VF016 0x2601
#define SST_SST26VF032 0x2602
#define SST_SST26VF016B 0x2641
#define SST_SST26VF032B 0x2642
#define SST_SST26VF064B 0x2643
#define SST_SST27SF512 0xA4
#define SST_SST27SF010 0xA5
#define SST_SST27SF020 0xA6
#define SST_SST27VF010 0xA9
#define SST_SST27VF020 0xAA
#define SST_SST28SF040 0x04
#define SST_SST29LE512 0x3D /* Same as SST29VE512 */
#define SST_SST29EE512 0x5D
#define SST_SST29EE010 0x07
#define SST_SST29LE010 0x08 /* Same as SST29VE010 */
#define SST_SST29EE020A 0x10 /* Same as SST29EE020 */
#define SST_SST29LE020 0x12 /* Same as SST29VE020 */
#define SST_SST29SF020 0x24
#define SST_SST29VF020 0x25
#define SST_SST29SF040 0x13
#define SST_SST29VF040 0x14
#define SST_SST39SF512 0xB4
#define SST_SST39SF010 0xB5
#define SST_SST39SF020 0xB6 /* Same as 39SF020A */
#define SST_SST39SF040 0xB7
#define SST_SST39VF512 0xD4
#define SST_SST39VF010 0xD5
#define SST_SST39VF020 0xD6 /* Same as 39LF020 */
#define SST_SST39VF040 0xD7 /* Same as 39LF040 */
#define SST_SST39VF080 0xD8 /* Same as 39LF080/39VF080/39VF088 */
#define SST_SST45VF512 0x41 /* REMS, read opcode 0xFF */
#define SST_SST45LF010 0x42 /* REMS, read opcode 0xFF, 'funny' other opcodes */
#define SST_SST45VF010 0x45 /* REMS, read opcode 0xFF */
#define SST_SST45VF020 0x43 /* REMS, read opcode 0xFF */
#define SST_SST49LF040B 0x50
#define SST_SST49LF040 0x51
#define SST_SST49LF020 0x61
#define SST_SST49LF020A 0x52
#define SST_SST49LF030A 0x1C
#define SST_SST49LF080A 0x5B
#define SST_SST49LF002A 0x57
#define SST_SST49LF003A 0x1B
#define SST_SST49LF004A 0x60 /* Same as 49LF004B */
#define SST_SST49LF008A 0x5A
#define SST_SST49LF004C 0x54
#define SST_SST49LF008C 0x59
#define SST_SST49LF016C 0x5C
#define SST_SST49LF160C 0x4C
/*
* ST25P chips are SPI, first byte of device ID is memory type, second
* byte of device ID is related to log(bitsize) at least for some chips.
*/
#define ST_ID 0x20 /* ST / SGS/Thomson / Numonyx / XMC(later acquired by Micron) */
#define ST_M25P05A 0x2010
#define ST_M25P05_RES 0x05
#define ST_M25P10A 0x2011
#define ST_M25P10_RES 0x10
#define ST_M25P20 0x2012
#define ST_M25P20_RES 0x11
#define ST_M25P40 0x2013
#define ST_M25P40_RES 0x12
#define ST_M25P80 0x2014
#define ST_M25P16 0x2015
#define ST_M25P32 0x2016
#define ST_M25P64 0x2017
#define ST_M25P128 0x2018
#define ST_M45PE10 0x4011
#define ST_M45PE20 0x4012
#define ST_M45PE40 0x4013
#define ST_M45PE80 0x4014
#define ST_M45PE16 0x4015
#define XMC_XM25QH64C 0x4017
#define XMC_XM25QU64C 0x4117
#define XMC_XM25QH128C 0x4018
#define XMC_XM25QU128C 0x4118
#define XMC_XM25QH256C 0x4019
#define XMC_XM25QU256C 0x4119
#define ST_M25PX80 0x7114
#define ST_M25PX16 0x7115
#define ST_M25PX32 0x7116
#define ST_M25PX64 0x7117
#define ST_M25PE10 0x8011
#define ST_M25PE20 0x8012
#define ST_M25PE40 0x8013
#define ST_M25PE80 0x8014
#define ST_M25PE16 0x8015
#define ST_M50FLW040A 0x08
#define ST_M50FLW040B 0x28
#define ST_M50FLW080A 0x80
#define ST_M50FLW080B 0x81
#define ST_M50FW002 0x29
#define ST_M50FW040 0x2C
#define ST_M50FW080 0x2D
#define ST_M50FW016 0x2E
#define ST_M50LPW080 0x2F
#define ST_M50LPW116 0x30
#define ST_M29F002B 0x34 /* Same as M29F002BB */
#define ST_M29F002T 0xB0 /* Same as M29F002BT/M29F002NT/M29F002BNT */
#define ST_M29F040B 0xE2 /* Same as M29F040 */
#define ST_M29F080 0xF1
#define ST_M29F200BT 0xD3
#define ST_M29F200BB 0xD4
#define ST_M29F400BT 0xD5 /* Same as M29F400T */
#define ST_M29F400BB 0xD6 /* Same as M29F400B */
#define ST_M29F800DB 0x58
#define ST_M29F800DT 0xEC
#define ST_M29W010B 0x23
#define ST_M29W040B 0xE3
#define ST_M29W512B 0x27
#define ST_M28W160ECB 0x88CF
#define ST_M28W160ECT 0x88CE
#define ST_M28W320FCB 0x88BB
#define ST_M28W320FCT 0x88BA
#define ST_M28W640HCB 0x8849
#define ST_M28W640HCT 0x8848
#define ST_M29DW127G 0x7E2004
#define ST_M29W128GH 0x7E2101
#define ST_M29W128GL 0x7E2100
#define ST_M29W160EB 0x2249
#define ST_M29W160ET 0x22C4
#define ST_M29W256GH 0x7E21xx
#define ST_M29W256GL 0x7E21xx
#define ST_M29W320DB 0x88CB
#define ST_M29W320DT 0x88CA
#define ST_M29W400FB 0x00EF
#define ST_M29W400FT 0x00EE
#define ST_M29W512GH 0x7E2301
#define ST_M29W640FB 0x22FD
#define ST_M29W640FT 0x22ED
#define ST_M29W640GB 0x7E1000
#define ST_M29W640GH 0x7E0C01
#define ST_M29W640GL 0x7E0C00
#define ST_M29W640GT 0x7E1001
#define ST_M29W800FB 0x225B
#define ST_M29W800FT 0x22D7
#define ST_M58BW16FB 0x8839
#define ST_M58BW16FT 0x883A
#define ST_M58BW32FB 0x8837
#define ST_M58BW32FT 0x8838
#define ST_M58WR016KB 0x8813
#define ST_M58WR016KT 0x8812
#define ST_M58WR032KB 0x8815
#define ST_M58WR032KT 0x8814
#define ST_M58WR064KB 0x8811
#define ST_M58WR064KT 0x8810
#define ST_M95M02 0x0012 /* ST M95XXX 2Mbit (256KiB) */
#define ST_MT28GU01G___1 0x88B0
#define ST_MT28GU01G___2 0x88B1
#define ST_MT28GU256___1 0x8901
#define ST_MT28GU256___2 0x8904
#define ST_MT28GU512___1 0x887E
#define ST_MT28GU512___2 0x8881
#define ST_N25Q016__1E 0xBB15 /* N25Q016, 1.8V, (uniform sectors expected) */
#define ST_N25Q032__3E 0xBA16 /* N25Q032, 3.0V, (uniform sectors expected) */
#define ST_N25Q032__1E 0xBB16 /* N25Q032, 1.8V, (uniform sectors expected) */
#define ST_N25Q064__3E 0xBA17 /* N25Q064, 3.0V, (uniform sectors expected) */
#define ST_N25Q064__1E 0xBB17 /* N25Q064, 1.8V, (uniform sectors expected) */
#define ST_N25Q128__3E 0xBA18 /* N25Q128/MT25QL128, 3.0V, (uniform sectors expected) */
#define ST_N25Q128__1E 0xBB18 /* N25Q128/MT25QU128, 1.8V, (uniform sectors expected) */
#define ST_N25Q256__3E 0xBA19 /* N25Q256/MT25QL256, 3.0V, (uniform sectors expected) */
#define ST_N25Q256__1E 0xBB19 /* N25Q256/MT25QU256, 1.8V, (uniform sectors expected) */
#define ST_N25Q512__3G 0xBA20 /* N25Q512/MT25QL512, 3.0V, (uniform sectors expected) */
#define ST_N25Q512__1G 0xBB20 /* N25Q512/MT25QU512, 1.8V, (uniform sectors expected) */
#define ST_N25Q00A__3G 0xBA21 /* N25Q00A/MT25QL01G, 3.0V, (uniform sectors expected) */
#define ST_N25Q00A__1G 0xBB21 /* N25Q00A/MT25QU01G, 1.8V, (uniform sectors expected) */
#define ST_MT25QL02G 0xBA22 /* MT25QL02G, 3.0V, (uniform sectors expected) */
#define ST_MT25QU02G 0xBB22 /* MT25QU02G, 1.8V, (uniform sectors expected) */
#define ST_NP5Q032 0xDA16 /* Phase-change memory (PCM), 3V */
#define ST_NP5Q064 0xDA17 /* Phase-change memory (PCM), 3V */
#define ST_NP5Q128 0xDA18 /* Phase-change memory (PCM), 3V */
#define SYNCMOS_MVC_ID 0x40 /* SyncMOS (SM) and Mosel Vitelic Corporation (MVC) */
#define MVC_V29C51000T 0x00
#define MVC_V29C51400T 0x13
#define MVC_V29LC51000 0x20
#define MVC_V29LC51001 0x60
#define MVC_V29LC51002 0x82
#define MVC_V29C51000B 0xA0
#define MVC_V29C51400B 0xB3
#define SM_MVC_29C51001T 0x01 /* Identical chips: {F,S,V}29C51001T */
#define SM_MVC_29C51002T 0x02 /* Identical chips: {F,S,V}29C51002T */
#define SM_MVC_29C51004T 0x03 /* Identical chips: {F,S,V}29C51004T */
#define SM_MVC_29C31004T 0x63 /* Identical chips: {S,V}29C31004T */
#define SM_MVC_29C31004B 0x73 /* Identical chips: {S,V}29C31004B */
#define SM_MVC_29C51001B 0xA1 /* Identical chips: {F,S,V}29C51001B */
#define SM_MVC_29C51002B 0xA2 /* Identical chips: {F,S,V}29C51002B */
#define SM_MVC_29C51004B 0xA3 /* Identical chips: {F,S,V}29C51004B */
#define TENX_ID 0x7F7F5E /* Tenx Technologies */
#define TENX_ID_NOPREFIX 0x5E
#define TENX_ICE25P05 0x01 /* Maybe? */
#define TI_ID 0x97 /* Texas Instruments */
#define TI_OLD_ID 0x01 /* TI chips from last century */
#define TI_TMS29F002RT 0xB0
#define TI_TMS29F002RB 0x34
/*
* W25X chips are SPI, first byte of device ID is memory type, second
* byte of device ID is related to log(bitsize).
*/
#define WINBOND_NEX_ID 0xEF /* Winbond (ex Nexcom) serial flashes */
#define WINBOND_NEX_W25P80 0x2014
#define WINBOND_NEX_W25P16 0x2015
#define WINBOND_NEX_W25P32 0x2016
#define WINBOND_NEX_W25X05 0x3010 /* W25X05CL */
#define WINBOND_NEX_W25X10 0x3011
#define WINBOND_NEX_W25X20 0x3012
#define WINBOND_NEX_W25X40 0x3013
#define WINBOND_NEX_W25X80 0x3014
#define WINBOND_NEX_W25X16 0x3015
#define WINBOND_NEX_W25X32 0x3016
#define WINBOND_NEX_W25X64 0x3017
#define WINBOND_NEX_W25Q40_V 0x4013 /* W25Q40BV; W25Q40BL (2.3-3.6V) */
#define WINBOND_NEX_W25Q80_V 0x4014 /* W25Q80BV */
#define WINBOND_NEX_W25Q16_V 0x4015 /* W25Q16CV; W25Q16DV */
#define WINBOND_NEX_W25Q32_V 0x4016 /* W25Q32BV; W25Q32FV in SPI mode (default) */
#define WINBOND_NEX_W25Q64_V 0x4017 /* W25Q64BV, W25Q64CV; W25Q64FV in SPI mode (default) */
#define WINBOND_NEX_W25Q128_V 0x4018 /* W25Q128BV; W25Q128FV in SPI mode (default) */
#define WINBOND_NEX_W25Q256_V 0x4019 /* W25Q256FV or W25Q256JV_Q (QE=1) */
#define WINBOND_NEX_W25Q512JV 0x4020 /* W25Q512JV */
#define WINBOND_NEX_W25Q20_W 0x5012 /* W25Q20BW */
#define WINBOND_NEX_W25Q40BW 0x5013 /* W25Q40BW */
#define WINBOND_NEX_W25Q80BW 0x5014 /* W25Q80BW */
#define WINBOND_NEX_W25Q40EW 0x6013 /* W25Q40EW */
#define WINBOND_NEX_W25Q80EW 0x6014 /* W25Q80EW */
#define WINBOND_NEX_W25Q16_W 0x6015 /* W25Q16DW */
#define WINBOND_NEX_W25Q32_W 0x6016 /* W25Q32DW; W25Q32FV in QPI mode */
#define WINBOND_NEX_W25Q64_W 0x6017 /* W25Q64DW; W25Q64FV in QPI mode */
#define WINBOND_NEX_W25Q128_W 0x6018 /* W25Q128FW; W25Q128FV in QPI mode */
#define WINBOND_NEX_W25Q256_W 0x6019 /* W25Q256JW */
#define WINBOND_NEX_W25Q64JV 0x7017 /* W25Q64JV */
#define WINBOND_NEX_W25Q128_V_M 0x7018 /* W25Q128JVSM */
#define WINBOND_NEX_W25Q256JV_M 0x7019 /* W25Q256JV_M (QE=0) */
#define WINBOND_NEX_W25Q32JW_M 0x8016 /* W25Q32JW...M */
#define WINBOND_NEX_W25Q64JW_M 0x8017 /* W25Q64JW...M */
#define WINBOND_NEX_W25Q128_DTR 0x8018 /* W25Q128JW_DTR */
#define WINBOND_NEX_W25Q256_DTR 0x8019 /* W25Q256JW_DTR aka W25Q256256JW-IM */
#define WINBOND_ID 0xDA /* Winbond */
#define WINBOND_W19B160BB 0x49
#define WINBOND_W19B160BT 0xC4
#define WINBOND_W19B320SB 0x2A /* Same as W19L320SB */
#define WINBOND_W19B320ST 0xBA /* Same as W19L320ST */
#define WINBOND_W19B322MB 0x92
#define WINBOND_W19B322MT 0x10
#define WINBOND_W19B323MB 0x94
#define WINBOND_W19B323MT 0x13
#define WINBOND_W19B324MB 0x97
#define WINBOND_W19B324MT 0x16
#define WINBOND_W29C010 0xC1 /* Same as W29C010M, W29C011A, W29EE011, W29EE012, and ASD AE29F1008 */
#define WINBOND_W29C020 0x45 /* Same as W29C020C, W29C022 and ASD AE29F2008 */
#define WINBOND_W29C040 0x46 /* Same as W29C040P */
#define WINBOND_W29C512A 0xC8 /* Same as W29EE512 */
#define WINBOND_W29GL032CHL 0x7E1D01 /* Uniform Sectors, WP protects Top OR Bottom sector */
#define WINBOND_W29GL032CB 0x7E1A00 /* Top Boot Sector, WP protects Top 2 sectors */
#define WINBOND_W29GL032CT 0x7E1A01 /* Bottom Boot Sector, WP protects Bottom 2 sectors */
#define WINBOND_W29GL064CHL 0x7E0C01 /* Uniform Sectors, WP protects Top OR Bottom sector */
#define WINBOND_W29GL064CB 0x7E1000 /* Top Boot Sector, WP protects Top 2 sectors */
#define WINBOND_W29GL064CT 0x7E1001 /* Bottom Boot Sector, WP protects Bottom 2 sectors */
#define WINBOND_W29GL128CHL 0x7E2101 /* Uniform Sectors, WP protects Top OR Bottom sector */
#define WINBOND_W29GL256HL 0x7E2201 /* Same ID for W29GL0256P and W29GL0256S; uniform Sectors, WP protects Top OR Bottom sector */
#define WINBOND_W39F010 0xA1
#define WINBOND_W39L010 0x31
#define WINBOND_W39L020 0xB5
#define WINBOND_W39L040 0xB6
#define WINBOND_W39L040A 0xD6
#define WINBOND_W39L512 0x38
#define WINBOND_W39V040A 0x3D
#define WINBOND_W39V040FA 0x34
#define WINBOND_W39V040B 0x54 /* Same as W39V040FB */
#define WINBOND_W39V040C 0x50 /* Same as W39V040FC */
#define WINBOND_W39V080A 0xD0
#define WINBOND_W39V080FA 0xD3
#define WINBOND_W39V080FA_DM 0x93 /* W39V080FA dual mode */
#define WINBOND_W49F002 0x25 /* Same as W49F002B */
#define WINBOND_W49F002U 0x0B /* Same as W49F002N and ASD AE49F2008 */
#define WINBOND_W49F020 0x8C
#define WINBOND_W49V002A 0xB0
#define WINBOND_W49V002FA 0x32
#define ZETTADEVICE_ID 0xBA /* Zetta Device */
#define ZETTADEVICE_ZD25D20 0x2012
#define ZETTADEVICE_ZD25D40 0x2013
#endif /* !FLASHCHIPS_H */
Powered by Gitiles
txt
json
以上,本篇博文也就到此结束,都看到这边了,点赞收藏哈。