hdlbits.01xz.net /Verification:Writing Testbenches/Clock

module top_module (  );
    reg clk;
    
    initial begin
           clk = 0;
        forever begin
               #5 clk = 1;
            #5 clk = 0;
        end
    end
    
    dut d(clk);
endmodule