module top_module ( output reg A, output reg B );//
// generate input patterns here
initial begin
A = 0;
B = 0;
#10 A = 1;
#5 B = 1;
#5 A = 0;
#20 B = 0;
end
endmodule
hdlbits.01xz.net /Verification:Writing Testbenches/Testbench1
最新推荐文章于 2024-05-09 20:55:00 发布