VHDL实现优先排队电路
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity paidui is
port(a,b,c:in std_logic;
aout,bout,cout:out std_logic );
end entity paidui;
architecture art of paidui is
s...
原创
2020-04-09 21:46:32 ·
1078 阅读 ·
0 评论