- 博客(3)
- 收藏
- 关注
RSS订阅原创 HDLBits学习记录-3
除了方便快捷的module声明外的解决方案。Build a 4-digit BCD (binary-coded decimal) counter. Each decimal digit is encoded using 4 bits: q[3:0] is the ones digit, q[7:4] is the tens digit, etc. For digits [3:1], also output an enable signal indicating when each of the upper
2024-06-20 17:42:13
475
原创 HDLBits学习记录-2
Build a decade counter that counts from 0 through 9, inclusive, with a period of 10. The reset input is synchronous, and should reset the counter to 0. We want to be able to pause the counter rather than always incrementing every clock cycle, so the slowen
2024-06-12 14:26:52
515
原创 HDLBits学习记录-1
[Edgecapture] 作业For each bit in a 32-bit vector, capture when the input signal changes from 1 in one clock cycle to 0 the next. “Capture” means that the output will remain 1 until the register is reset (synchronous reset).Each output bit behaves like a SR
2024-06-12 10:34:29
634
空空如也
空空如也
TA创建的收藏夹 TA关注的收藏夹
TA关注的人