PCI Local Bus Specification Revision 2.2

PCI Local Bus
Specification
Revision 2.2
December 18, 1998
Revision 2.2
ii
REVISION REVISION HISTORY DATE
1.0 Original issue 6/22/92
2.0 Incorporated connector and expansion board specification 4/30/93
2.1 Incorporated clarifications and added 66 MHz chapter 6/1/95
2.2 Incorporated ECNs and improved readability 12/18/98
7KH?3&,?6SHFLDO?,QWHUHVW?*URXS?GLVFODLPV?DOO?ZDUUDQWLHV?DQG?OLDELOLW\?IRU?WKH?XVH?RI?WKLV?GRFXPHQW
DQG?WKH?LQIRUPDWLRQ?FRQWDLQHG?KHUHLQ?DQG?DVVXPHV?QR?UHVSRQVLELOLW\?IRU?DQ\?HUURUV?WKDW?PD\?DSSHDU
LQ?WKLV?GRFXPHQW??QRU?GRHV?WKH?3&,?6SHFLDO?,QWHUHVW?*URXS?PDNH?D?FRPPLWPHQW?WR?XSGDWH?WKH
LQIRUPDWLRQ?FRQWDLQHG?KHUHLQ?
&RQWDFW?WKH?3&,?6SHFLDO?,QWHUHVW?*URXS?RIILFH?WR?REWDLQ?WKH?ODWHVW?UHYLVLRQ?RI?WKH?VSHFLILFDWLRQ?
4XHVWLRQV?UHJDUGLQJ?WKH?3&,?VSHFLILFDWLRQ?RU?PHPEHUVKLS?LQ?WKH?3&,?6SHFLDO?,QWHUHVW?*URXS?PD\?EH
IRUZDUGHG?WR?
3&,?6SHFLDO?,QWHUHVW?*URXS
?????1?(??.DWKU\Q????
+LOOVERUR??2UHJRQ??????
3KRQH? ??????????????,QVLGH?WKH?8?6??
??????????????2XWVLGH?WKH?8?6??
)D[? ????????????
H?PDLO SFLVLJ#SFLVLJ?FRP
http://www.pcisig.com
’,6&/$,0(5
7KLV?3&,?/RFDO?%XV?6SHFLILFDWLRQ?LV?SURYLGHG??DV?LV??ZLWK?QR?ZDUUDQWLHV?ZKDWVRHYHU?
LQFOXGLQJ?DQ\?ZDUUDQW\?RI?PHUFKDQWDELOLW\??QRQLQIULQJHPHQW??ILWQHVV?IRU?DQ\?SDUWLFXODU
SXUSRVH??RU?DQ\?ZDUUDQW\?RWKHUZLVH?DULVLQJ?RXW?RI?DQ\?SURSRVDO??VSHFLILFDWLRQ??RU?VDPSOH?
7KH?3&,?6,*?GLVFODLPV?DOO?OLDELOLW\?IRU?LQIULQJHPHQW?RI?SURSULHWDU\?ULJKWV??UHODWLQJ?WR?XVH
RI?LQIRUPDWLRQ?LQ?WKLV?VSHFLILFDWLRQ???1R?OLFHQVH??H[SUHVV?RU?LPSOLHG??E\?HVWRSSHO?RU
RWKHUZLVH??WR?DQ\?LQWHOOHFWXDO?SURSHUW\?ULJKWV?LV?JUDQWHG?KHUHLQ?
$/3+$?LV?D?UHJLVWHUHG?WUDGHPDUN?RI?’LJLWDO?(TXLSPHQW?&RUSRUDWLRQ?
)LUH:LUH?LV?D?WUDGHPDUN?RI?$SSOH?&RPSXWHU??,QF?
7RNHQ?5LQJ?DQG?9*$?DUH?WUDGHPDUNV?DQG?36????,%0??0LFUR?&KDQQHO??26????DQG?3&?$7?DUH?UHJLVWHUHG
WUDGHPDUNV?RI?,%0?&RUSRUDWLRQ?
:LQGRZV??06?’26??DQG?0LFURVRIW?DUH?UHJLVWHUHG?WUDGHPDUNV?RI?0LFURVRIW?&RUSRUDWLRQ?
7ULVWDWH?LV?D?UHJLVWHUHG?WUDGHPDUN?RI?1DWLRQDO?6HPLFRQGXFWRU?
1X%XV?LV?D?WUDGHPDUN?RI?7H[DV?,QVWUXPHQWV?
(WKHUQHW?LV?D?UHJLVWHUHG?WUDGHPDUN?RI?;HUR[?&RUSRUDWLRQ?
$OO?RWKHU?SURGXFW?QDPHV?DUH?WUDGHPDUNV??UHJLVWHUHG?WUDGHPDUNV??RU?VHUYLFHPDUNV?RI?WKHLU?UHVSHFWLYH?RZQHUV?
Copyright © 1992, 1993, 1995, 1998 PCI Special Interest Group
Revision 2.2
iii
Contents
Chapter 1 Introduction
1.1. Specification Contents............................................................................................................ 1
1.2. Motivation .............................................................................................................................. 1
1.3. PCI Local Bus Applications................................................................................................... 2
1.4. PCI Local Bus Overview........................................................................................................ 3
1.5. PCI Local Bus Features and Benefits..................................................................................... 4
1.6. Administration........................................................................................................................ 6
Chapter 2 Signal Definition
2.1. Signal Type Definition........................................................................................................... 8
2.2. Pin Functional Groups............................................................................................................ 8
2.2.1. System Pins ..................................................................................................................... 8
2.2.2. Address and Data Pins..................................................................................................... 9
2.2.3. Interface Control Pins.................................................................................................... 10
2.2.4. Arbitration Pins (Bus Masters Only)............................................................................. 11
2.2.5. Error Reporting Pins...................................................................................................... 12
2.2.6. Interrupt Pins (Optional) ............................................................................................... 13
2.2.7. Additional Signals......................................................................................................... 15
2.2.8. 64-Bit Bus Extension Pins (Optional)........................................................................... 17
2.2.9. JTAG/Boundary Scan Pins (Optional).......................................................................... 18
2.3. Sideband Signals .................................................................................................................. 19
2.4. Central Resource Functions.................................................................................................. 19
Revision 2.2
iv
Chapter 3 Bus Operation
3.1. Bus Commands..................................................................................................................... 21
3.1.1. Command Definition..................................................................................................... 21
3.1.2. Command Usage Rules ................................................................................................. 23
3.2. PCI Protocol Fundamentals.................................................................................................. 26
3.2.1. Basic Transfer Control .................................................................................................. 26
3.2.2. Addressing..................................................................................................................... 27
3.2.2.1. I/O Space Decoding................................................................................................ 28
3.2.2.2. Memory Space Decoding ....................................................................................... 28
3.2.2.3. Configuration Space Decoding............................................................................... 30
3.2.3. Byte Lane and Byte Enable Usage................................................................................ 38
3.2.4. Bus Driving and Turnaround......................................................................................... 39
3.2.5. Transaction Ordering and Posting................................................................................. 40
3.2.5.1. Transaction Ordering and Posting for Simple Devices.......................................... 41
3.2.5.2. Transaction Ordering and Posting for Bridges....................................................... 42
3.2.6. Combining, Merging, and Collapsing ........................................................................... 44
3.3. Bus Transactions .................................................................................................................. 46
3.3.1. Read Transaction........................................................................................................... 47
3.3.2. Write Transaction.......................................................................................................... 48
3.3.3. Transaction Termination ............................................................................................... 49
3.3.3.1. Master Initiated Termination.................................................................................. 49
3.3.3.2. Target Initiated Termination .................................................................................. 52
3.3.3.3. Delayed Transactions ............................................................................................. 61
3.4. Arbitration ............................................................................................................................ 68
3.4.1. Arbitration Signaling Protocol ...................................................................................... 70
3.4.2. Fast Back-to-Back Transactions.................................................................................... 72
3.4.3. Arbitration Parking........................................................................................................ 74
3.5. Latency ................................................................................................................................. 75
3.5.1. Target Latency............................................................................................................... 75
3.5.1.1. Target Initial Latency ............................................................................................. 75
3.5.1.2. Target Subsequent Latency .................................................................................... 77
Revision 2.2
v
3.5.2. Master Data Latency...................................................................................................... 78
3.5.3. Memory Write Maximum Completion Time Limit ...................................................... 78
3.5.4. Arbitration Latency ....................................................................................................... 79
3.5.4.1. Bandwidth and Latency Considerations................................................................. 80
3.5.4.2. Determining Arbitration Latency ........................................................................... 82
3.5.4.3. Determining Buffer Requirements ......................................................................... 87
3.6. Other Bus Operations........................................................................................................... 88
3.6.1. Device Selection............................................................................................................ 88
3.6.2. Special Cycle................................................................................................................. 90
3.6.3. Address/Data Stepping.................................................................................................. 91
3.6.4. Interrupt Acknowledge.................................................................................................. 93
3.7. Error Functions..................................................................................................................... 93
3.7.1. Parity Generation........................................................................................................... 94
3.7.2. Parity Checking............................................................................................................. 95
3.7.3. Address Parity Errors .................................................................................................... 95
3.7.4. Error Reporting.............................................................................................................. 95
3.7.4.1. Data Parity Error Signaling on PERR# .................................................................. 96
3.7.4.2. Other Error Signaling on SERR# ........................................................................... 97
3.7.4.3. Master Data Parity Error Status Bit........................................................................ 98
3.7.4.4. Detected Parity Error Status Bit ............................................................................. 98
3.7.5. Delayed Transactions and Data Parity Errors ............................................................... 98
3.7.6. Error Recovery .............................................................................................................. 99
3.8. 64-Bit Bus Extension.......................................................................................................... 100
3.8.1. Determining Bus Width During System Initialization................................................ 104
3.9. 64-bit Addressing ............................................................................................................... 105
3.10. Special Design Considerations......................................................................................... 108
Revision 2.2
vi
Chapter 4 Electrical Specification
4.1. Overview ............................................................................................................................ 113
4.1.1. 5V to 3.3V Transition Road Map................................................................................ 113
4.1.2. Dynamic vs. Static Drive Specification ...................................................................... 115
4.2. Component Specification ................................................................................................... 115
4.2.1. 5V Signaling Environment.......................................................................................... 117
4.2.1.1. DC Specifications................................................................................................. 117
4.2.1.2. AC Specifications................................................................................................. 118
4.2.1.3. Maximum AC Ratings and Device Protection..................................................... 120
4.2.2. 3.3V Signaling Environment....................................................................................... 122
4.2.2.1. DC Specifications................................................................................................. 122
4.2.2.2. AC Specifications................................................................................................. 123
4.2.2.3. Maximum AC Ratings and Device Protection..................................................... 125
4.2.3. Timing Specification ................................................................................................... 126
4.2.3.1. Clock Specification .............................................................................................. 126
4.2.3.2. Timing Parameters................................................................................................ 128
4.2.3.3. Measurement and Test Conditions....................................................................... 129
4.2.4. Indeterminate Inputs and Metastability....................................................................... 130
4.2.5. Vendor Provided Specification.................................................................................... 131
4.2.6. Pinout Recommendation ............................................................................................. 131
4.3. System (Motherboard) Specification.................................................................................. 132
4.3.1. Clock Skew.................................................................................................................. 132
4.3.2. Reset ............................................................................................................................ 133
4.3.3. Pull-ups........................................................................................................................ 136
4.3.4. Power........................................................................................................................... 137
4.3.4.1. Power Requirements............................................................................................. 137
4.3.4.2. Sequencing............................................................................................................ 137
4.3.4.3. Decoupling............................................................................................................ 138
4.3.5. System Timing Budget................................................................................................ 138
4.3.6. Physical Requirements ................................................................................................ 141
4.3.6.1. Routing and Layout Recommendations for Four-Layer Motherboards............... 141
4.3.6.2. Motherboard Impedance....................................................................................... 141
Revision 2.2
vii
4.3.7. Connector Pin Assignments ........................................................................................ 142
4.4. Expansion Board Specification .......................................................................................... 146
4.4.1. Board Pin Assignment................................................................................................. 146
4.4.2. Power Requirements.................................................................................................... 150
4.4.2.1. Decoupling............................................................................................................ 150
4.4.2.2. Power Consumption ............................................................................................. 150
4.4.3. Physical Requirements ................................................................................................ 151
4.4.3.1. Trace Length Limits ............................................................................................. 151
4.4.3.2. Routing Recommendations for Four-Layer Expansion Boards ........................... 152
4.4.3.3. Impedance............................................................................................................. 152
4.4.3.4. Signal Loading...................................................................................................... 152
Chapter 5 Mechanical Specification
5.1. Overview ............................................................................................................................ 153
5.2. Expansion Card Physical Dimensions and Tolerances ...................................................... 154
5.2.1. Connector Physical Description.................................................................................. 168
5.2.1.1. Connector Physical Requirements........................................................................ 176
5.2.1.2. Connector Performance Specification.................................................................. 177
5.2.2. Planar Implementation ................................................................................................ 178
Chapter 6 Configuration Space
6.1. Configuration Space Organization..................................................................................... 190
6.2. Configuration Space Functions .......................................................................................... 192
6.2.1. Device Identification................................................................................................... 192
6.2.2. Device Control............................................................................................................. 193
6.2.3. Device Status............................................................................................................... 196
6.2.4. Miscellaneous Registers.............................................................................................. 198
6.2.5. Base Addresses............................................................................................................ 201
6.2.5.1. Address Maps....................................................................................................... 201
6.2.5.2. Expansion ROM Base Address Register.............................................................. 204
6.3. PCI Expansion ROMs ........................................................................................................ 205
6.3.1. PCI Expansion ROM Contents.................................................................................... 206
Revision 2.2
viii
6.3.1.1. PCI Expansion ROM Header Format................................................................... 206
6.3.1.2. PCI Data Structure Format................................................................................... 207
6.3.2. Power-on Self Test (POST) Code ............................................................................... 209
6.3.3. PC-compatible Expansion ROMs................................................................................ 209
6.3.3.1. ROM Header Extensions...................................................................................... 209
6.4. Vital Product Data............................................................................................................... 212
6.5. Device Drivers.................................................................................................................... 212
6.6. System Reset ...................................................................................................................... 213
6.7. Capabilities List.................................................................................................................. 213
6.8. Message Signaled Interrupts .............................................................................................. 214
6.8.1. Message Capability Structure....................................................................................... 214
6.8.1.1. Capability ID ........................................................................................................ 215
6.8.1.2. Next Pointer.......................................................................................................... 215
6.8.1.3. Message Control................................................................................................... 215
6.8.1.4. Message Address.................................................................................................. 217
6.8.1.5. Message Upper Address (Optional) ..................................................................... 217
6.8.1.6. Message Data........................................................................................................ 218
6.8.2. MSI Operation.............................................................................................................. 218
6.8.2.1. MSI Transaction Termination .............................................................................. 220
6.8.2.2. MSI Transaction Reception and Ordering Requirements .................................... 220
Chapter 7 66 Mhz PCI Specification
7.1. Introduction ........................................................................................................................ 221
7.2. Scope .................................................................................................................................. 221
7.3. Device Implementation Considerations ............................................................................. 222
7.3.1. Configuration Space.................................................................................................... 222
7.4. Agent Architecture ............................................................................................................. 222
7.5. Protocol............................................................................................................................... 222
7.5.1. 66MHZ_ENABLE (M66EN) Pin Definition.............................................................. 222
7.5.2. Latency ........................................................................................................................ 223
Revision 2.2
ix
7.6. Electrical Specification....................................................................................................... 223
7.6.1. Overview ..................................................................................................................... 223
7.6.2. Transition Roadmap to 66 MHz PCI........................................................................... 224
7.6.3. Signaling Environment................................................................................................ 224
7.6.3.1. DC Specifications................................................................................................. 225
7.6.3.2. AC Specifications................................................................................................. 225
7.6.3.3. Maximum AC Ratings and Device Protection..................................................... 226
7.6.4. Timing Specification................................................................................................... 226
7.6.4.1. Clock Specification .............................................................................................. 226
7.6.4.2. Timing Parameters................................................................................................ 228
7.6.4.3. Measurement and Test Conditions....................................................................... 229
7.6.5. Vendor Provided Specification ................................................................................... 231
7.6.6. Recommendations ....................................................................................................... 231
7.6.6.1. Pinout Recommendations..................................................................................... 231
7.6.6.2. Clocking Recommendations................................................................................. 231
7.7. System (Planar) Specification ............................................................................................ 232
7.7.1. Clock Uncertainty........................................................................................................ 232
7.7.2. Reset............................................................................................................................ 233
7.7.3. Pullups......................................................................................................................... 233
7.7.4. Power........................................................................................................................... 233
7.7.4.1. Power Requirements............................................................................................. 233
7.7.4.2. Sequencing............................................................................................................ 233
7.7.4.3. Decoupling............................................................................................................ 233
7.7.5. System Timing Budget................................................................................................ 233
7.7.6. Physical Requirements ................................................................................................ 236
7.7.6.1. Routing and Layout Recommendations for Four-Layer Boards.......................... 236
7.7.6.2. Planar Impedance ................................................................................................. 236
7.7.7. Connector Pin Assignments ........................................................................................ 236
7.8. Expansion Board Specifications......................................................................................... 237
Revision 2.2
x
Appendix A Special Cycle Messages .......................................239
Appendix B State Machines......................................................241
Appendix C Operating Rules.....................................................251
Appendix D Class Codes...........................................................257
Appendix E System Transaction Ordering...............................267
Appendix F Exclusive Accesses...............................................279
Appendix G I/O Space Address Decoding for
Legacy Devices ....................................................285
Appendix H Capability IDs..........................................................287
Appendix I Vital Product Data...................................................289
Glossary .......................................................................................297
Revision 2.2
xi
Figures
Figure 1-1: PCI Local Bus Applications.................................................................................... 2
Figure 1-2: PCI System Block Diagram..................................................................................... 3
Figure 2-1: PCI Pin List ............................................................................................................. 7
Figure 3-1: Address Phase Formats of Configuration Transactions ........................................ 31
Figure 3-2: Layout of CONFIG_ADDRESS Register............................................................. 32
Figure 3-3: Host Bridge Translation for Type 0 Configuration Transactions
Address Phase....................................................................................................... 33
Figure 3-4: Configuration Read ............................................................................................... 38
Figure 3-5: Basic Read Operation............................................................................................ 47
Figure 3-6: Basic Write Operation........................................................................................... 48
Figure 3-7: Master Initiated Termination................................................................................. 50
Figure 3-8: Master-Abort Termination .................................................................................... 51
Figure 3-9: Retry ...................................................................................................................... 55
Figure 3-10: Disconnect With Data.......................................................................................... 56
Figure 3-11: Master Completion Termination ......................................................................... 57
Figure 3-12: Disconnect-1 Without Data Termination ............................................................ 58
Figure 3-13: Disconnect-2 Without Data Termination ............................................................ 58
Figure 3-14: Target-Abort........................................................................................................ 59
Figure 3-15: Basic Arbitration ................................................................................................. 70
Figure 3-16: Arbitration for Back-to-Back Access.................................................................. 74
Figure 3-17: DEVSEL# Assertion........................................................................................... 89
Figure 3-18: Address Stepping................................................................................................. 92
Figure 3-19: Interrupt Acknowledge Cycle.............................................................................. 93
Figure 3-20: Parity Operation................................................................................................... 94
Figure 3-21: 64-bit Read Request With 64-bit Transfer ........................................................ 103
Figure 3-22: 64-bit Write Request With 32-bit Transfer ....................................................... 104
Revision 2.2
xii
Figure 3-23. 64-Bit Dual Address Read Cycle....................................................................... 107
Figure 4-1: PCI Board Connectors......................................................................................... 114
Figure 4-2: V/I Curves for 5V Signaling................................................................................ 120
Figure 4-3: Maximum AC Waveforms for 5V Signaling ...................................................... 121
Figure 4-4: V/I Curves for 3.3V Signaling............................................................................. 124
Figure 4-5: Maximum AC Waveforms for 3.3V Signaling ................................................... 125
Figure 4-6: Clock Waveforms................................................................................................ 126
Figure 4-7: Output Timing Measurement Conditions............................................................ 129
Figure 4-8: Input Timing Measurement Conditions .............................................................. 129
Figure 4-9: Suggested Pinout for PQFP PCI Component ...................................................... 132
Figure 4-10: Clock Skew Diagram......................................................................................... 133
Figure 4-11: Reset Timing...................................................................................................... 135
Figure 4-12: Measurement of T prop , 5 Volt Signaling .......................................................... 140
Figure 5-1: PCI Raw Card (5V) ............................................................................................. 155
Figure 5-2: PCI Raw Card (3.3V and Universal)................................................................... 155
Figure 5-3: PCI Raw Variable Height Short Card (5V, 32-bit) ............................................. 156
Figure 5-4: PCI Raw Variable Height Short Card (3.3V, 32-bit) .......................................... 156
Figure 5-5: PCI Raw Variable Height Short Card (5V, 64-bit) ............................................. 157
Figure 5-6: PCI Raw Variable Height Short Card (3.3V, 64-bit) .......................................... 158
Figure 5-7: PCI Card Edge Connector Bevel......................................................................... 159
Figure 5-8: ISA Assembly (5V) ............................................................................................. 160
Figure 5-9: ISA Assembly (3.3V and Universal)................................................................... 160
Figure 5-10: MC Assembly (5V) ........................................................................................... 161
Figure 5-11: MC Assembly (3.3V) ........................................................................................ 161
Figure 5-12: ISA Bracket ....................................................................................................... 162
Figure 5-13: ISA Retainer ...................................................................................................... 163
Figure 5-14: I/O Window Height ........................................................................................... 164
Revision 2.2
xiii
Figure 5-15: Adapter Installation With Large I/O Connector................................................ 165
Figure 5-16: MC Bracket Brace............................................................................................. 166
Figure 5-17: MC Bracket........................................................................................................ 167
Figure 5-18: MC Bracket Details........................................................................................... 168
Figure 5-19: 32-bit Connector................................................................................................ 169
Figure 5-20: 5V/32-bit Connector Layout Recommendation ................................................ 169
Figure 5-21: 3.3V/32-bit Connector Layout Recommendation ............................................. 170
Figure 5-22: 5V/64-bit Connector.......................................................................................... 170
Figure 5-23: 5V/64-bit Connector Layout Recommendation ................................................ 170
Figure 5-24: 3.3V/64-bit Connector....................................................................................... 171
Figure 5-25: 3.3V/64-bit Connector Layout Recommendation ............................................. 171
Figure 5-26: 5V/32-bit Card Edge Connector Dimensions and Tolerances .......................... 172
Figure 5-27: 5V/64-bit Card Edge Connector Dimensions and Tolerances .......................... 172
Figure 5-28: 3.3V/32-bit Card Edge Connector Dimensions and Tolerances ....................... 173
Figure 5-29: 3.3V/64-bit Card Edge Connector Dimensions and Tolerances ....................... 173
Figure 5-30: Universal 32-bit Card Edge Connector Dimensions and Tolerances................ 174
Figure 5-31: Universal 64-bit Card Edge Connector Dimensions and Tolerances................ 175
Figure 5-32: PCI Card Edge Connector Contacts .................................................................. 176
Figure 5-33: PCI Connector Location on Planar Relative to Datum
on the ISA Connector....................................................................................... 179
Figure 5-34: PCI Connector Location on Planar Relative to Datum
on the EISA Connector..................................................................................... 179
Figure 5-35: PCI Connector Location on Planar Relative to Datum
on the MC Connector ....................................................................................... 180
Figure 5-36: 32-bit PCI Riser Connector ............................................................................... 181
Figure 5-37: 32-bit/5V Riser Connector Footprint ................................................................ 182
Figure 5-38: 32-bit/3.3V Riser Connector Footprint ............................................................. 183
Figure 5-39: 64-bit/5V Riser Connector ............................................................................... 184
Figure 5-40: 64-bit/5V Riser Connector Footprint ................................................................ 185
Revision 2.2
xiv
Figure 5-41: 64-bit/3.3V Riser Connector ............................................................................ 186
Figure 5-42: 64-bit/3.3V Riser Connector Footprint.............................................................. 187
Figure 6-1: Type 00h Configuration Space Header ............................................................... 191
Figure 6-2: Command Register Layout.................................................................................. 193
Figure 6-3: Status Register Layout......................................................................................... 196
Figure 6-4: BIST Register Layout.......................................................................................... 199
Figure 6-5: Base Address Register for Memory .................................................................... 202
Figure 6-6: Base Address Register for I/O............................................................................. 202
Figure 6-7: Expansion ROM Base Address Register Layout................................................. 205
Figure 6-8: PCI Expansion ROM Structure ........................................................................... 206
Figure 6-9: Typical Image Layout.......................................................................................... 211
Figure 6-10: Example Capabilities List.................................................................................. 213
Figure 6-11: Message Signaled Interrupt Capability Structure.............................................. 214
Figure 7-1: 33 MHz PCI vs. 66 MHz PCI Timing................................................................. 224
Figure 7-2: 3.3V Clock Waveform......................................................................................... 226
Figure 7-3: Output Timing Measurement Conditions............................................................ 229
Figure 7-4: Input Timing Measurement Conditions .............................................................. 229
Figure 7-5: T val (max) Rising Edge........................................................................................ 230
Figure 7-6: T val (max) Falling Edge....................................................................................... 230
Figure 7-7: T val (min) and Slew Rate.................................................................................... 231
Figure 7-8: Recommended Clock Routing............................................................................. 232
Figure 7-9: Clock Skew Diagram........................................................................................... 233
Figure 7-10: Measurement of T prop ...................................................................................... 235
Figure D-1: Programming Interface Byte Layout for IDE Controller Class Code ................ 258
Figure E-1: Example Producer - Consumer Model................................................................ 269
Figure E-2: Example System with PCI-to-PCI Bridges......................................................... 276
Figure F-1: Starting an Exclusive Access .............................................................................. 282
Revision 2.2
xv
Figure F-2: Continuing an Exclusive Access......................................................................... 283
Figure F-3: Accessing a Locked Agent.................................................................................. 284
Figure I-1: VPD Capability Structure .................................................................................... 289
Figure I-2: Small Resource Data Type Tag Bit Definitions................................................... 290
Figure I-3: Large Resource Data Type Tag Bit Definitions................................................... 291
Figure I-4: Resource Data Type Flags for a Typical VPD..................................................... 291
Figure I-5: VPD Format ......................................................................................................... 292
Revision 2.2
xvi
Revision 2.2
xvii
Preface
Specification Supersedes Earlier Documents
7KLV?GRFXPHQW?FRQWDLQV?WKH?IRUPDO?VSHFLILFDWLRQV?RI?WKH?SURWRFRO??HOHFWULFDO??DQG
PHFKDQLFDO?IHDWXUHV?RI?WKH?3&,?/RFDO?%XV?6SHFLILFDWLRQ??5HYLVLRQ??????DV?WKH?SURGXFWLRQ
YHUVLRQ?HIIHFWLYH?’HFHPEHU????????????7KH?3&,?/RFDO?%XV?6SHFLILFDWLRQ??5HYLVLRQ?????
LVVXHG?-XQH??????????LV?VXSHUVHGHG?E\?WKLV?VSHFLILFDWLRQ?
)ROORZLQJ?SXEOLFDWLRQ?RI?WKH?3&,?/RFDO?%XV?6SHFLILFDWLRQ??5HYLVLRQ??????WKHUH?PD\?EH
IXWXUH?DSSURYHG?HUUDWD?DQG?RU?DSSURYHG?FKDQJHV?WR?WKH?VSHFLILFDWLRQ?SULRU?WR?WKH?LVVXDQFH
RI?DQRWKHU?IRUPDO?UHYLVLRQ???7R?DVVXUH?GHVLJQV?PHHW?WKH?ODWHVW?OHYHO?UHTXLUHPHQWV?
GHVLJQHUV?RI?3&,?GHYLFHV?PXVW?UHIHU?WR?WKH?3&,?6,*?KRPH?SDJH?DW?KWWS???ZZZ?SFLVLJ?FRP?
LQ?WKH?PHPEHUV?RQO\?VHFWLRQ??IRU?DQ\?DSSURYHG?FKDQJHV?
Incorporation of Engineering Change Requests (ECRs)
7KH?IROORZLQJ?(&5V?KDYH?EHHQ?LQFRUSRUDWHG?LQWR?WKLV?SURGXFWLRQ?YHUVLRQ?RI?WKH
VSHFLILFDWLRQ?
ECR Description
New Capabilities Changes to configuration structure to define additional
capabilities of a PCI function
Sub ID Subsystem vendor configuration space changed from optional to
required for most classes of devices
PME# Describes wake-up function and assigns (previously reserved) pin
on PCI bus
MECH ECN# 1 Bracket mounting for EMI reduction
MECH ECN# 2 Increase size of I/O window to enable new connectors
MECH ECN# 3 I/O connector volume to enable add-in card insertion
MECH ECN# 4 Riser connector-add-in card interface
Revision 2.2
xviii
ECR Description
MECH ECN# 5 Tighten critical tolerance to improve add-in card seating
MECH ECN# 6 Mechanical errata (wrong datum ref), components free areas
Posted Memory
Writes
Clarified requirements for posted memory writes to prevent
situations which may lead to a deadlock
Tprop Clarifies measurement and determination of Tprop times for
33/66 MHz
RST# TIMING New timing requirements between RST# and the first transaction
on the bus and the first access to a device
VPD (Revised) Provides alternate access method to vital product data
3.3 V Aux Specifies a standard source of power for power management
wake event logic
Max Retry Time Devices cannot Retry a memory write request for longer than
10 µs
Msg Interrupt Method by which an I/O controller can deliver message based
interrupt
Spread Spectrum
Clocking
Adds spread spectrum clocking (SSC) to the specification
Revision 2.2
xix
Document Conventions
7KH?IROORZLQJ?QDPH?DQG?XVDJH?FRQYHQWLRQV?DUH?XVHG?LQ?WKLV?GRFXPHQW?
asserted, deasserted The terms asserted and deasserted refer to the
globally visible state of the signal on the clock edge,
not to signal transitions.
edge, clock edge The terms edge and clock edge refer to the rising edge
of the clock. On the rising edge of the clock is the
only time signals have any significance on the PCI
bus.
# A # symbol at the end of a signal name indicates that
the signal’s asserted state occurs when it is at a low
voltage. The absence of a # symbol indicates that the
signal is asserted at a high voltage.
reserved The contents or undefined states or information are
not defined at this time. Using any reserved area in
the PCI specification is not permitted. All areas of
the PCI specification can only be changed according
to the by-laws of the PCI Special Interest Group. Any
use of the reserved areas of the PCI specification will
result in a product that is not PCI-compliant. The
functionality of any such product cannot be
guaranteed in this or any future revision of the PCI
specification.
signal names Signal names are indicated with this bold font.
signal range A signal name followed by a range enclosed in
brackets, for example AD[31::00], represents a range
of logically related signals. The first number in the
range indicates the most significant bit (msb) and the
last number indicates the least significant bit (lsb).
implementation notes Implementation notes are enclosed in a box. They are
not part of the PCI specification and are included for
clarification and illustration only.
Revision 2.2
xx
Revision 2.2
1
Chapter 1
Introduction
1.1. Specification Contents
7KH?3&,?/RFDO?%XV?LV?D?KLJK?SHUIRUPDQFH????ELW?RU????ELW?EXV?ZLWK?PXOWLSOH[HG?DGGUHVV
DQG?GDWD?OLQHV???7KH?EXV?LV?LQWHQGHG?IRU?XVH?DV?DQ?LQWHUFRQQHFW?PHFKDQLVP?EHWZHHQ?KLJKO\
LQWHJUDWHG?SHULSKHUDO?FRQWUROOHU?FRPSRQHQWV??SHULSKHUDO?DGG?LQ?ERDUGV??DQG
SURFHVVRU?PHPRU\?V\VWHPV?
7KH?3&,?/RFDO?%XV?6SHFLILFDWLRQ??5HY???????LQFOXGHV?WKH?SURWRFRO??HOHFWULFDO??PHFKDQLFDO?
DQG?FRQILJXUDWLRQ?VSHFLILFDWLRQ?IRU?3&,?/RFDO?%XV?FRPSRQHQWV?DQG?H[SDQVLRQ?ERDUGV?
7KH?HOHFWULFDO?GHILQLWLRQ?SURYLGHV?IRU??9?DQG????9?VLJQDOLQJ?HQYLURQPHQWV?
7KH?3&,?/RFDO?%XV?6SHFLILFDWLRQ?GHILQHV?WKH?3&,?KDUGZDUH?HQYLURQPHQW???&RQWDFW?WKH
3&,?6,*?IRU?PRUH?LQIRUPDWLRQ?RQ?WKH?DYDLODEOH?3&,?GHVLJQ?JXLGHV?DQG?WKH?3&,?%,26
6SHFLILFDWLRQ???)RU?LQIRUPDWLRQ?RQ?KRZ?WR?MRLQ?WKH?3&,?6,*?RU?WR?REWDLQ?WKHVH?GRFXPHQWV?
UHIHU?WR?6HFWLRQ?????
1.2. Motivation
:KHQ?WKH?3&,?/RFDO?%XV?6SHFLILFDWLRQ?ZDV?RULJLQDOO\?GHYHORSHG?LQ???????JUDSKLFV?
RULHQWHG?RSHUDWLQJ?V\VWHPV?VXFK?DV?:LQGRZV?DQG?26???KDG?FUHDWHG?D?GDWD?ERWWOHQHFN
EHWZHHQ?WKH?SURFHVVRU?DQG?LWV?GLVSOD\?SHULSKHUDOV?LQ?VWDQGDUG?3&?,?2?DUFKLWHFWXUHV?
0RYLQJ?SHULSKHUDO?IXQFWLRQV?ZLWK?KLJK?EDQGZLGWK?UHTXLUHPHQWV?FORVHU?WR?WKH?V\VWHP?V
SURFHVVRU?EXV?FDQ?HOLPLQDWH?WKLV?ERWWOHQHFN???6XEVWDQWLDO?SHUIRUPDQFH?JDLQV?DUH?VHHQ?ZLWK
JUDSKLFDO?XVHU?LQWHUIDFHV??*8,V??DQG?RWKHU?KLJK?EDQGZLGWK?IXQFWLRQV??L?H???IXOO?PRWLRQ
YLGHR??6&6,??/$1V??HWF???ZKHQ?D??ORFDO?EXV??GHVLJQ?LV?XVHG?
3&,?VXFFHVVIXOO\?PHW?WKHVH?GHPDQGV?RI?WKH?LQGXVWU\?DQG?LV?QRZ?WKH?PRVW?ZLGHO\?DFFHSWHG
DQG?LPSOHPHQWHG?H[SDQVLRQ?VWDQGDUG?LQ?WKH?ZRUOG?
Revision 2.2
2
1.3. PCI Local Bus Applications
7KH?3&,?/RFDO?%XV?KDV?EHHQ?GHILQHG?ZLWK?WKH?SULPDU\?JRDO?RI?HVWDEOLVKLQJ?DQ?LQGXVWU\
VWDQGDUG??KLJK?SHUIRUPDQFH?ORFDO?EXV?DUFKLWHFWXUH?WKDW?RIIHUV?ORZ?FRVW?DQG?DOORZV
GLIIHUHQWLDWLRQ???:KLOH?WKH?SULPDU\?IRFXV?LV?RQ?HQDEOLQJ?QHZ?SULFH?SHUIRUPDQFH?SRLQWV?LQ
WRGD\?V?V\VWHPV??LW?LV?LPSRUWDQW?WKDW?D?QHZ?VWDQGDUG?DOVR?DFFRPPRGDWHV?IXWXUH?V\VWHP
UHTXLUHPHQWV?DQG?EH?DSSOLFDEOH?DFURVV?PXOWLSOH?SODWIRUPV?DQG?DUFKLWHFWXUHV???)LJXUH????
VKRZV?WKH?PXOWLSOH?GLPHQVLRQV?RI?WKH?3&,?/RFDO?%XV?
???9
6HUYHUV
+LJK?(QG
’HVNWRSV
/RZ??0LG?
5DQJH
’HVNWRS
;??
$UFKLWHFWXUH
3URFHVVRU
)DPLOLHV
$OSKD?$;3 70
3URFHVVRU
)DPLOLHV
)XWXUH
&38V
?9
64-bit Upgrade
Path
$XWR
&RQILJXUDWLRQ
0RELOH
)LJXUH???????3&,?/RFDO?%XV?$SSOLFDWLRQV
:KLOH?WKH?LQLWLDO?IRFXV?RI?ORFDO?EXV?DSSOLFDWLRQV?KDV?EHHQ?RQ?ORZ?WR?KLJK?HQG?GHVNWRS
V\VWHPV??WKH?3&,?/RFDO?%XV?DOVR?FRPSUHKHQGV?WKH?UHTXLUHPHQWV?IURP?PRELOH?DSSOLFDWLRQV
XS?WKURXJK?GHSDUWPHQWDO?VHUYHUV???7KH?????YROW?UHTXLUHPHQWV?RI?WKH?PRELOH?HQYLURQPHQW
DQG?WKH?LPPLQHQW?PRYH?IURP???YROWV?WR?????YROWV?LQ?GHVNWRS?DSSOLFDWLRQV?PXVW?EH
DFFRXQWHG?IRU?LQ?D?QHZ?VWDQGDUG???7KH?3&,?/RFDO?%XV?VSHFLILHV?ERWK?YROWDJHV?DQG
GHVFULEHV?D?FOHDU?PLJUDWLRQ?SDWK?EHWZHHQ?WKHP?
7KH?3&,?FRPSRQHQW?DQG?DGG?LQ?FDUG?LQWHUIDFH?LV?SURFHVVRU?LQGHSHQGHQW??HQDEOLQJ?DQ
HIILFLHQW?WUDQVLWLRQ?WR?IXWXUH?SURFHVVRU?JHQHUDWLRQV?DQG?XVH?ZLWK?PXOWLSOH?SURFHVVRU
DUFKLWHFWXUHV???3URFHVVRU?LQGHSHQGHQFH?DOORZV?WKH?3&,?/RFDO?%XV?WR?EH?RSWLPL]HG?IRU?,?2
IXQFWLRQV??HQDEOHV?FRQFXUUHQW?RSHUDWLRQ?RI?WKH?ORFDO?EXV?ZLWK?WKH?SURFHVVRU?PHPRU\
VXEV\VWHP??DQG?DFFRPPRGDWHV?PXOWLSOH?KLJK?SHUIRUPDQFH?SHULSKHUDOV?LQ?DGGLWLRQ?WR
JUDSKLFV??PRWLRQ?YLGHR??/$1??6&6,??)’’,??KDUG?GLVN?GULYHV??HWF?????0RYHPHQW?WR
HQKDQFHG?YLGHR?DQG?PXOWLPHGLD?GLVSOD\V??L?H???+’79?DQG??’?JUDSKLFV??DQG?RWKHU?KLJK
EDQGZLGWK?,?2?ZLOO?FRQWLQXH?WR?LQFUHDVH?ORFDO?EXV?EDQGZLGWK?UHTXLUHPHQWV???$
WUDQVSDUHQW????ELW?H[WHQVLRQ?RI?WKH????ELW?GDWD?DQG?DGGUHVV?EXVHV?LV?GHILQHG??GRXEOLQJ?WKH
EXV?EDQGZLGWK?DQG?RIIHULQJ?IRUZDUG?DQG?EDFNZDUG?FRPSDWLELOLW\?RI????ELW?DQG????ELW?3&,
/RFDO?%XV?SHULSKHUDOV???$?IRUZDUG?DQG?EDFNZDUG?FRPSDWLEOH????0+]?VSHFLILFDWLRQ?LV
DOVR?GHILQHG??GRXEOLQJ?WKH?EDQGZLGWK?FDSDELOLWLHV?RI?WKH????0+]?GHILQLWLRQ?
7KH?3&,?/RFDO?%XV?VWDQGDUG?RIIHUV?DGGLWLRQDO?EHQHILWV?WR?WKH?XVHUV?RI?3&,?EDVHG?V\VWHPV?
&RQILJXUDWLRQ?UHJLVWHUV?DUH?VSHFLILHG?IRU?3&,?FRPSRQHQWV?DQG?DGG?LQ?FDUGV???$?V\VWHP
ZLWK?HPEHGGHG?DXWR?FRQILJXUDWLRQ?VRIWZDUH?RIIHUV?WUXH?HDVH?RI?XVH?IRU?WKH?V\VWHP?XVHU?E\
DXWRPDWLFDOO\?FRQILJXULQJ?3&,?DGG?LQ?FDUGV?DW?SRZHU?RQ?
Revision 2.2
3
1.4. PCI Local Bus Overview
7KH?EORFN?GLDJUDP??)LJXUH??????VKRZV?D?W\SLFDO?3&,?/RFDO?%XV?V\VWHP?DUFKLWHFWXUH???7KLV
H[DPSOH?LV?QRW?LQWHQGHG?WR?LPSO\?DQ\?VSHFLILF?DUFKLWHFWXUDO?OLPLWV???,Q?WKLV?H[DPSOH??WKH
SURFHVVRU?FDFKH?PHPRU\?VXEV\VWHP?LV?FRQQHFWHG?WR?3&,?WKURXJK?D?3&,?EULGJH???7KLV
EULGJH?SURYLGHV?D?ORZ?ODWHQF\?SDWK?WKURXJK?ZKLFK?WKH?SURFHVVRU?PD\?GLUHFWO\?DFFHVV?3&,
GHYLFHV?PDSSHG?DQ\ZKHUH?LQ?WKH?PHPRU\?RU?,?2?DGGUHVV?VSDFHV???,W?DOVR?SURYLGHV?D?KLJK
EDQGZLGWK?SDWK?DOORZLQJ?3&,?PDVWHUV?GLUHFW?DFFHVV?WR?PDLQ?PHPRU\???7KH?EULGJH?PD\
RSWLRQDOO\?LQFOXGH?VXFK?IXQFWLRQV?DV?GDWD?EXIIHULQJ?SRVWLQJ?DQG?3&,?FHQWUDO?IXQFWLRQV
?H?J???DUELWUDWLRQ??
([S?%XV
;IDFH
%DVH?,?2
)XQFWLRQV
/$1 6&6,
3URFHVVRU
%ULGJH?
0HPRU\
&RQWUROOHU
$XGLR
’5$0
0RWLRQ
9LGHR
*UDSKLFV
3&,?/RFDO?%XV
,6$?(,6$?????0LFUR&KDQQHO
&DFKH
)LJXUH???????3&,?6\VWHP?%ORFN?’LDJUDP
7\SLFDO?3&,?/RFDO?%XV?LPSOHPHQWDWLRQV?ZLOO?VXSSRUW?XS?WR?IRXU?DGG?LQ?ERDUG?FRQQHFWRUV?
DOWKRXJK?H[SDQVLRQ?FDSDELOLW\?LV?QRW?UHTXLUHG???7KH?3&,?DGG?LQ?ERDUG?FRQQHFWRU?LV?D
0LFUR?&KDQQHO??0&??VW\OH?FRQQHFWRU???7KH?VDPH?3&,?H[SDQVLRQ?ERDUG?FDQ?EH?XVHG?LQ
,6$???(,6$???DQG?0&?EDVHG?V\VWHPV???3&,?H[SDQVLRQ?FDUGV?XVH?DQ?HGJH?FRQQHFWRU?DQG
PRWKHUERDUGV?WKDW?DOORZ?D?IHPDOH?FRQQHFWRU?WR?EH?PRXQWHG?SDUDOOHO?WR?WKH?V\VWHP?EXV
FRQQHFWRUV???7R?SURYLGH?D?TXLFN?DQG?HDV\?WUDQVLWLRQ?IURP??9?WR????9?FRPSRQHQW
WHFKQRORJ\??3&,?GHILQHV?WZR?DGG?LQ?ERDUG?FRQQHFWRUV???RQH?IRU?WKH??9?VLJQDOLQJ
HQYLURQPHQW?DQG?RQH?IRU?WKH????9?VLJQDOLQJ?HQYLURQPHQW?
7KUHH?VL]HV?RI?3&,?DGG?LQ?ERDUGV?DUH?GHILQHG???ORQJ??VKRUW??DQG?YDULDEOH?VKRUW?OHQJWK?
6\VWHPV?DUH?QRW?UHTXLUHG?WR?VXSSRUW?DOO?ERDUG?W\SHV???7KH?ORQJ?ERDUGV?LQFOXGH?DQ
,6$?(,6$?H[WHQGHU?WR?HQDEOH?WKHP?WR?XVH?,6$?(,6$?FDUG?JXLGHV?LQ?,6$?(,6$?V\VWHPV?
7R?DFFRPPRGDWH?WKH??9?DQG????9?VLJQDOLQJ?HQYLURQPHQWV?DQG?WR?IDFLOLWDWH?D?VPRRWK
PLJUDWLRQ?SDWK?EHWZHHQ?WKH?YROWDJHV??WKUHH?DGG?LQ?ERDUG?HOHFWULFDO?W\SHV?DUH?VSHFLILHG???D
???YROW??ERDUG?ZKLFK?SOXJV?LQWR?RQO\?WKH??9?FRQQHFWRU??D??XQLYHUVDO??ERDUG?ZKLFK?SOXJV
LQWR?ERWK??9?DQG????9?FRQQHFWRUV??DQG?D??????YROW??ERDUG?ZKLFK?SOXJV?LQWR?RQO\?WKH????9
FRQQHFWRU?
7ZR?W\SHV?RI?3&,?EDFNSODWHV?DUH?FXUUHQWO\?GHILQHG???,6$?(,6$??DQG?0&?FRPSDWLEOH?
7KH?LQWHUFKDQJHDEOH?EDFNSODWHV?VKRXOG?ERWK?EH?VXSSOLHG?ZLWK?HDFK?3&,?/RFDO?%XV?DGG?LQ
ERDUG?VKLSSHG?WR?DFFRPPRGDWH?XVDJH?RI?WKH?ERDUG?LQ?DOO?WKUHH?V\VWHP?W\SHV?
Revision 2.2
4
1.5. PCI Local Bus Features and Benefits
7KH?3&,?/RFDO?%XV?ZDV?VSHFLILHG?WR?HVWDEOLVK?D?KLJK?SHUIRUPDQFH?ORFDO?EXV?VWDQGDUG?IRU
VHYHUDO?JHQHUDWLRQV?RI?SURGXFWV???7KH?3&,?VSHFLILFDWLRQ?SURYLGHV?D?VHOHFWLRQ?RI?IHDWXUHV
WKDW?FDQ?DFKLHYH?PXOWLSOH?SULFH?SHUIRUPDQFH?SRLQWV?DQG?FDQ?HQDEOH?IXQFWLRQV?WKDW?DOORZ
GLIIHUHQWLDWLRQ?DW?WKH?V\VWHP?DQG?FRPSRQHQW?OHYHO???)HDWXUHV?DUH?FDWHJRUL]HG?E\?EHQHILW?DV
IROORZV?
High Performance • Transparent upgrade from 32-bit data path at 33 MHz
(132 MB/s peak) to 64-bit data path at 33 MHz
(264 MB/s peak) and from 32-bit data path at 66 MHz
(264 MB/s peak) to 64-bit data path at 66 MHz
(528 MB/s peak).
• Variable length linear and cacheline wrap mode bursting
for both read and writes improves write dependent
graphics performance.
• Low latency random accesses (60-ns write access latency
for 33 MHz PCI or 30-ns for 66 MHz PCI to slave
registers from master parked on bus).
• Capable of full concurrency with processor/memory
subsystem.
• Synchronous bus with operation up to 33 MHz or 66 MHz.
• Hidden (overlapped) central arbitration.
Low Cost • Optimized for direct silicon (component) interconnection;
i.e., no glue logic. Electrical/driver (i.e., total load) and
frequency specifications are met with standard ASIC
technologies and other typical processes.
• Multiplexed architecture reduces pin count (47 signals for
target; 49 for master) and package size of PCI components
or provides for additional functions to be built into a
particular package size.
• Single PCI add-in card works in ISA-, EISA-, or
MC-based systems (with minimal change to existing
chassis designs), reducing inventory cost and end user
confusion.
Ease of Use • Enables full auto configuration support of PCI Local Bus
add-in boards and components. PCI devices contain
registers with the device information required for
configuration.
Longevity • Processor independent. Supports multiple families of
processors as well as future generations of processors (by
bridges or by direct integration).
• Support for 64-bit addressing.
• Both 5-volt and 3.3-volt signaling environments are
specified. Voltage migration path enables smooth industry
transition from 5 volts to 3.3 volts.
Revision 2.2
5
Interoperability/
Reliability
• Small form factor add-in boards.
• Present signals allow power supplies to be optimized for
the expected system usage by monitoring add-in boards
that could surpass the maximum power budgeted by the
system.
• Over 2000 hours of electrical SPICE simulation with
hardware model validation.
• Forward and backward compatibility of 32-bit and 64-bit
add-in boards and components.
• Forward and backward compatibility with 33 MHz and
66 MHz add-in boards and components.
• Increased reliability and interoperability of add-in cards by
comprehending the loading and frequency requirements of
the local bus at the component level, eliminating buffers
and glue logic.
• MC-style expansion connectors.
Flexibility • Full multi-master capability allowing any PCI master peer-
to-peer access to any PCI master/target.
• A shared slot accommodates either a standard ISA, EISA,
or MC board or a PCI add-in board (refer to Chapter 5,
"Mechanical Specification" for connector layout details).
Data Integrity • Provides parity on both data and address and allows
implementation of robust client platforms.
Software
Compatibility
• PCI components can be fully compatible with existing
driver and applications software. Device drivers can be
portable across various classes of platforms.
Revision 2.2
6
1.6. Administration
7KLV?GRFXPHQW?LV?PDLQWDLQHG?E\?WKH?3&,?6,*???7KH?3&,?6,*??DQ?XQLQFRUSRUDWHG
DVVRFLDWLRQ?RI?PHPEHUV?RI?WKH?PLFURFRPSXWHU?LQGXVWU\??ZDV?HVWDEOLVKHG?WR?PRQLWRU?DQG
HQKDQFH?WKH?GHYHORSPHQW?RI?WKH?3&,?/RFDO?%XV?LQ?WKUHH?ZD\V???7KH?3&,?6,*?LV?FKDUWHUHG
WR?
• 0DLQWDLQ?WKH?IRUZDUG?FRPSDWLELOLW\?RI?DOO?3&,?/RFDO?%XV?UHYLVLRQV?RU?DGGHQGD?
• 0DLQWDLQ?WKH?3&,?/RFDO?%XV?VSHFLILFDWLRQ?DV?D?VLPSOH??HDV\?WR?LPSOHPHQW??VWDEOH
WHFKQRORJ\?LQ?WKH?VSLULW?RI?LWV?GHVLJQ?
• &RQWULEXWH?WR?WKH?HVWDEOLVKPHQW?RI?WKH?3&,?/RFDO?%XV?DV?DQ?LQGXVWU\?ZLGH?VWDQGDUG
DQG?WR?WKH?WHFKQLFDO?ORQJHYLW\?RI?WKH?3&,?/RFDO?%XV?DUFKLWHFWXUH?
6,*?PHPEHUVKLS?LV?DYDLODEOH?WR?DOO?DSSOLFDQWV?ZLWKLQ?WKH?PLFURFRPSXWHU?LQGXVWU\?
%HQHILWV?RI?PHPEHUVKLS?LQFOXGH?
• $ELOLW\?WR?VXEPLW?VSHFLILFDWLRQ?UHYLVLRQV?DQG?DGGHQGXP?SURSRVDOV
• 3DUWLFLSDWLRQ?LQ?VSHFLILFDWLRQ?UHYLVLRQV?DQG?DGGHQGXP?SURSRVDOV
• $XWRPDWLFDOO\?UHFHLYH?UHYLVLRQV?DQG?DGGHQGD
• 9RWLQJ?ULJKWV?WR?GHWHUPLQH?WKH?6WHHULQJ?&RPPLWWHH?PHPEHUVKLS
• 9HQGRU?,’?QXPEHU?DVVLJQPHQW
• 3&,?WHFKQLFDO?VXSSRUW
• 3&,?VXSSRUW?GRFXPHQWDWLRQ?DQG?PDWHULDOV
• 3DUWLFLSDWLRQ?LQ?6,*?VSRQVRUHG?WUDGH?VKRZ?VXLWHV?DQG?HYHQWV??FRQIHUHQFHV??DQG?RWKHU
3&,?/RFDO?%XV?SURPRWLRQDO?DFWLYLWLHV
• 3DUWLFLSDWLRQ?LQ?WKH?FRPSOLDQFH?SURJUDP?LQFOXGLQJ?SDUWLFLSDWLRQ?DW?WKH?‡3&,
&RPSOLDQFH?:RUNVKRSV·?DQG?WKH?RSSRUWXQLW\?WR?EH?LQFOXGHG?LQ?WKH?‡3&,?,QWHJUDWRU¶V
/LVW·
$Q?DQQXDO?3&,?6SHFLDO?,QWHUHVW?*URXS?PHPEHUVKLS?FRVWV?86?????????7KLV?PHPEHUVKLS
IHH?VXSSRUWV?WKH?DFWLYLWLHV?RI?WKH?3&,?6,*?LQFOXGLQJ?WKH?FRPSOLDQFH?SURJUDP??3&,?6,*
DGPLQLVWUDWLRQ??DQG?YHQGRU?,’?LVVXLQJ?DQG?DGPLQLVWUDWLRQ?
)RU?LQIRUPDWLRQ?RQ?KRZ?WR?EHFRPH?D?6,*?PHPEHU?RU?RQ?REWDLQLQJ?3&,?/RFDO?%XV
GRFXPHQWDWLRQ??SOHDVH?FRQWDFW?
3&,?6SHFLDO?,QWHUHVW?*URXS
?????1?(??.DWKU\Q????
+LOOVERUR??2UHJRQ??????
3KRQH? ??????????????,QVLGH?WKH?8?6??
??????????????2XWVLGH?WKH?8?6??
)D[? ????????????
H?PDLO SFLVLJ#SFLVLJ?FRP
http://www.pcisig.com
Revision 2.2
7
Chapter 2
Signal Definition
7KH?3&,?LQWHUIDFH?UHTXLUHV?D?PLQLPXP ? ?RI????SLQV?IRU?D?WDUJHW?RQO\?GHYLFH?DQG????SLQV
IRU?D?PDVWHU?WR?KDQGOH?GDWD?DQG?DGGUHVVLQJ??LQWHUIDFH?FRQWURO??DUELWUDWLRQ??DQG?V\VWHP
IXQFWLRQV???)LJXUH?????VKRZV?WKH?SLQV?LQ?IXQFWLRQDO?JURXSV??ZLWK?UHTXLUHG?SLQV?RQ?WKH?OHIW
VLGH?DQG?RSWLRQDO?SLQV?RQ?WKH?ULJKW?VLGH???7KH?GLUHFWLRQ?LQGLFDWLRQ?RQ?VLJQDOV?LQ?)LJXUH????
DVVXPHV?D?FRPELQDWLRQ?PDVWHU?WDUJHW?GHYLFH?
Interface
Control
System
Address
& Data
Arbitration
(masters only)
PCI
COMPLIANT
DEVICE
AD[31::00]
C/BE[3::0]#
FRAME#
TRDY#
IRDY#
LOCK#
REQ#
GNT#
IDSEL
DEVSEL#
CLK
RST#
PAR
PAR64
SERR#
TDO
TDI
TCK
TMS
TRST#
JTAG
(IEEE 1149.1)
REQ64#
ACK64#
AD[63::32]
C/BE[7::4]#
Error
Reporting
64-Bit
Extension
STOP#
Required Pins Optional Pins
PERR#
Interface
Control
Interrupts
INTB#
INTC#
INTD#
INTA#
)LJXUH???????3&,?3LQ?/LVW
1 The minimum number of pins for a planar-only device is 45 for a target-only and 47 for a master (PERR#
and SERR# are optional for planar-only applications). Systems must support all signals defined for the
connector. This includes individual REQ# and GNT# signals for each connector. The PRSNT[1::2]#
pins are not device signals and, therefore, are not included in Figure 2-1, but are required to be connected on
add-in cards.
Revision 2.2
8
2.1. Signal Type Definition
7KH?IROORZLQJ?VLJQDO?W\SH?GHILQLWLRQV?DUH?IURP?WKH?YLHZ?SRLQW?RI?DOO?GHYLFHV?RWKHU?WKDQ
WKH?DUELWHU?RU?FHQWUDO?UHVRXUFH???)RU?WKH?DUELWHU??REQ#?LV?DQ?LQSXW??GNT#?LV?DQ?RXWSXW?
DQG?RWKHU?3&,?VLJQDOV?IRU?WKH?DUELWHU?KDYH?WKH?VDPH?GLUHFWLRQ?DV?D?PDVWHU?RU?WDUJHW???7KH
FHQWUDO?UHVRXUFH?LV?D?‡ORJLFDO·?GHYLFH?ZKHUH?DOO?V\VWHP?W\SH?IXQFWLRQV?DUH?ORFDWHG??UHIHU?WR
6HFWLRQ??????IRU?PRUH?GHWDLOV??
in Input is a standard input-only signal.
out Totem Pole Output is a standard active driver.
t/s Tri-State is a bi-directional, tri-state input/output pin.
s/t/s Sustained Tri-State is an active low tri-state signal owned and driven
by one and only one agent at a time. The agent that drives an s/t/s pin
low must drive it high for at least one clock before letting it float. A
new agent cannot start driving a s/t/s signal any sooner than one clock
after the previous owner tri-states it. A pullup is required to sustain
the inactive state until another agent drives it and must be provided by
the central resource.
o/d Open Drain allows multiple devices to share as a wire-OR. A pull-up
is required to sustain the inactive state until another agent drives it and
must be provided by the central resource.
2.2. Pin Functional Groups
7KH?3&,?SLQ?GHILQLWLRQV?DUH?RUJDQL]HG?LQ?WKH?IXQFWLRQDO?JURXSV?VKRZQ?LQ?)LJXUH???????$??
V\PERO?DW?WKH?HQG?RI?D?VLJQDO?QDPH?LQGLFDWHV?WKDW?WKH?DVVHUWHG?VWDWH?RFFXUV?ZKHQ?WKH
VLJQDO?LV?DW?D?ORZ?YROWDJH???:KHQ?WKH???V\PERO?LV?DEVHQW??WKH?VLJQDO?LV?DVVHUWHG?DW?D?KLJK
YROWDJH???7KH?VLJQDOLQJ?PHWKRG?XVHG?RQ?HDFK?SLQ?LV?VKRZQ?IROORZLQJ?WKH?VLJQDO?QDPH?
2.2.1. System Pins
CLK in Clock provides timing for all transactions on PCI and is an
input to every PCI device. All other PCI signals, except
RST#, INTA#, INTB#, INTC#, and INTD#, are sampled on
the rising edge of CLK and all other timing parameters are
defined with respect to this edge. PCI operates up to 33 MHz
(refer to Chapter 4) or 66 MHz (refer to Chapter 7) and, in
general, the minimum frequency is DC (0 Hz); however,
component-specific permissions are described in Chapter 4
(refer to Section 4.2.3.1.).
Revision 2.2
9
RST# in Reset is used to bring PCI-specific registers, sequencers, and
signals to a consistent state. What effect RST# has on a
device beyond the PCI sequencer is beyond the scope of this
specification, except for reset states of required PCI
configuration registers. A device that can wake the system
while in a powered down bus state has additional
requirements related to RST#. Refer to the PCI Power
Management Interface Specification for details. Anytime
RST# is asserted, all PCI output signals must be driven to
their benign state. In general, this means they must be
asynchronously tri-stated. REQ# and GNT# must both be tri-
stated (they cannot be driven low or high during reset). To
prevent AD, C/BE#, and PAR signals from floating during
reset, the central resource may drive these lines during reset
(bus parking) but only to a logic low level; they may not be
driven high. Refer to Section 3.8.1. for special requirements
for AD[63::32], C/BE[7::4]#, and PAR64 when they are
not connected (as in a 64-bit card installed in a 32-bit
connector).
RST# may be asynchronous to CLK when asserted or
deasserted. Although asynchronous, deassertion is guaranteed
to be a clean, bounce-free edge. Except for configuration
accesses, only devices that are required to boot the system
will respond after reset.
2.2.2. Address and Data Pins
AD[31::00] t/s Address and Data are multiplexed on the same PCI pins. A
bus transaction consists of an address 2 phase followed by one
or more data phases. PCI supports both read and write bursts.
The address phase is the first clock cycle in which FRAME#
is asserted. During the address phase, AD[31::00] contain a
physical address (32 bits). For I/O, this is a byte address; for
configuration and memory, it is a DWORD address. During
data phases, AD[07::00] contain the least significant byte
(lsb) and AD[31::24] contain the most significant byte (msb).
Write data is stable and valid when IRDY# is asserted; read
data is stable and valid when TRDY# is asserted. Data is
transferred during those clocks where both IRDY# and
TRDY# are asserted.
2 The DAC uses two address phases to transfer a 64-bit address.
Revision 2.2
10
C/BE[3::0]# t/s Bus Command and Byte Enables are multiplexed on the same
PCI pins. During the address phase of a transaction,
C/BE[3::0]# define the bus command (refer to Section 3.1.
for bus command definitions). During the data phase,
C/BE[3::0]# are used as Byte Enables. The Byte Enables are
valid for the entire data phase and determine which byte lanes
carry meaningful data. C/BE[0]# applies to byte 0 (lsb) and
C/BE[3]# applies to byte 3 (msb).
PAR t/s Parity is even 3 parity across AD[31::00] and C/BE[3::0]#.
Parity generation is required by all PCI agents. PAR is stable
and valid one clock after each address phase. For data phases,
PAR is stable and valid one clock after either IRDY# is
asserted on a write transaction or TRDY# is asserted on a read
transaction. Once PAR is valid, it remains valid until one
clock after the completion of the current data phase. (PAR
has the same timing as AD[31::00], but it is delayed by one
clock.) The master drives PAR for address and write data
phases; the target drives PAR for read data phases.
2.2.3. Interface Control Pins
FRAME# s/t/s Cycle Frame is driven by the current master to indicate the
beginning and duration of an access. FRAME# is asserted to
indicate a bus transaction is beginning. While FRAME# is
asserted, data transfers continue. When FRAME# is
deasserted, the transaction is in the final data phase or has
completed.
IRDY# s/t/s Initiator Ready indicates the initiating agent’s (bus master’s)
ability to complete the current data phase of the transaction.
IRDY# is used in conjunction with TRDY#. A data phase is
completed on any clock both IRDY# and TRDY# are
asserted. During a write, IRDY# indicates that valid data is
present on AD[31::00]. During a read, it indicates the master
is prepared to accept data. Wait cycles are inserted until both
IRDY# and TRDY# are asserted together.
TRDY# s/t/s Target Ready indicates the target agent’s (selected device’s)
ability to complete the current data phase of the transaction.
TRDY# is used in conjunction with IRDY#. A data phase is
completed on any clock both TRDY# and IRDY# are
asserted. During a read, TRDY# indicates that valid data is
present on AD[31::00]. During a write, it indicates the target
is prepared to accept data. Wait cycles are inserted until both
IRDY# and TRDY# are asserted together.
STOP# s/t/s Stop indicates the current target is requesting the master to
stop the current transaction.
3 The number of "1"s on AD[31::00], C/BE[3::0]#, and PAR equals an even number.
Revision 2.2
11
LOCK# s/t/s Lock indicates an atomic operation to a bridge that may
require multiple transactions to complete. When LOCK# is
asserted, non-exclusive transactions may proceed to a bridge
that is not currently locked. A grant to start a transaction on
PCI does not guarantee control of LOCK#. Control of
LOCK# is obtained under its own protocol in conjunction
with GNT#. It is possible for different agents to use PCI
while a single master retains ownership of LOCK#. Locked
transactions may be initiated only by host bridges, PCI-to-PCI
bridges, and expansion bus bridges. Refer to Appendix F for
details on the requirements of LOCK#.
IDSEL in Initialization Device Select is used as a chip select during
configuration read and write transactions.
DEVSEL# s/t/s Device Select, when actively driven, indicates the driving
device has decoded its address as the target of the current
access. As an input, DEVSEL# indicates whether any device
on the bus has been selected.
2.2.4. Arbitration Pins (Bus Masters Only)
REQ# t/s Request indicates to the arbiter that this agent desires use of
the bus. This is a point-to-point signal. Every master has its
own REQ# which must be tri-stated while RST# is asserted.
GNT# t/s Grant indicates to the agent that access to the bus has been
granted. This is a point-to-point signal. Every master has its
own GNT# which must be ignored while RST# is asserted.
:KLOH?RST#?LV?DVVHUWHG??WKH?DUELWHU?PXVW?LJQRUH?DOO?REQ# ? ?OLQHV?VLQFH?WKH\?DUH?WUL?VWDWHG
DQG?GR?QRW?FRQWDLQ?D?YDOLG?UHTXHVW???7KH?DUELWHU?FDQ?RQO\?SHUIRUP?DUELWUDWLRQ?DIWHU?RST#
LV?GHDVVHUWHG???$?PDVWHU?PXVW?LJQRUH?LWV?GNT#?ZKLOH?RST#?LV?DVVHUWHG???REQ#?DQG
GNT#?DUH?WUL?VWDWH?VLJQDOV?GXH?WR?SRZHU?VHTXHQFLQJ?UHTXLUHPHQWV?LQ?WKH?FDVH?ZKHUH?WKH
EXV?DUELWHU?LV?SRZHUHG?E\?D?GLIIHUHQW?VXSSO\?YROWDJH?WKDQ?WKH?EXV?PDVWHU?GHYLFH?
4 REQ# is an input to the arbiter, and GNT# is an output.
Revision 2.2
12
2.2.5. Error Reporting Pins
7KH?HUURU?UHSRUWLQJ?SLQV?DUH?UHTXLUHG ? ?E\?DOO?GHYLFHV?DQG?PD\?EH?DVVHUWHG?ZKHQ?HQDEOHG?
PERR# s/t/s Parity Error is only for the reporting of data parity errors
during all PCI transactions except a Special Cycle. The
PERR# pin is sustained tri-state and must be driven active
by the agent receiving data (when enabled) two clocks
following the data when a data parity error is detected. The
minimum duration of PERR# is one clock for each data
phase that a data parity error is detected. (If sequential data
phases each have a data parity error, the PERR# signal will
be asserted for more than a single clock.) PERR# must be
driven high for one clock before being tri-stated as with all
sustained tri-state signals. Refer to Section 3.7.4.1. for more
details.
SERR# o/d System Error is for reporting address parity errors, data parity
errors on the Special Cycle command, or any other system
error where the result will be catastrophic. If an agent does
not want a non-maskable interrupt (NMI) to be generated, a
different reporting mechanism is required. SERR# is pure
open drain and is actively driven for a single PCI clock by the
agent reporting the error. The assertion of SERR# is
synchronous to the clock and meets the setup and hold times
of all bused signals. However, the restoring of SERR# to the
deasserted state is accomplished by a weak pullup (same
value as used for s/t/s) which is provided by the central
resource not by the signaling agent. This pullup may take two
to three clock periods to fully restore SERR#. The agent that
reports SERR# to the operating system does so anytime
SERR# is asserted.
5 Some planar devices are granted exceptions (refer to Section 3.7.2. for details).
Revision 2.2
13
2.2.6. Interrupt Pins (Optional)
,QWHUUXSWV?RQ?3&,?DUH?RSWLRQDO?DQG?GHILQHG?DV??OHYHO?VHQVLWLYH???DVVHUWHG?ORZ??QHJDWLYH
WUXH???XVLQJ?RSHQ?GUDLQ?RXWSXW?GULYHUV???7KH?DVVHUWLRQ?DQG?GHDVVHUWLRQ?RI?INTx#?LV
DV\QFKURQRXV?WR?CLK???$?GHYLFH?DVVHUWV?LWV?INTx#?OLQH?ZKHQ?UHTXHVWLQJ?DWWHQWLRQ?IURP
LWV?GHYLFH?GULYHU?XQOHVV?WKH?GHYLFH?LV?HQDEOHG?WR?XVH?PHVVDJH?VLJQDOHG?LQWHUUXSWV??06,?
?UHIHU?WR?6HFWLRQ??????IRU?PRUH?LQIRUPDWLRQ????2QFH?WKH?INTx#?VLJQDO?LV?DVVHUWHG??LW
UHPDLQV?DVVHUWHG?XQWLO?WKH?GHYLFH?GULYHU?FOHDUV?WKH?SHQGLQJ?UHTXHVW???:KHQ?WKH?UHTXHVW?LV
FOHDUHG??WKH?GHYLFH?GHDVVHUWV?LWV?INTx#?VLJQDO???3&,?GHILQHV?RQH?LQWHUUXSW?OLQH?IRU?D?VLQJOH
IXQFWLRQ?GHYLFH?DQG?XS?WR?IRXU?LQWHUUXSW?OLQHV?IRU?D?PXOWL?IXQFWLRQ ? ?GHYLFH?RU?FRQQHFWRU?
)RU?D?VLQJOH?IXQFWLRQ?GHYLFH??RQO\?INTA#?PD\?EH?XVHG?ZKLOH?WKH?RWKHU?WKUHH?LQWHUUXSW
OLQHV?KDYH?QR?PHDQLQJ?
INTA# o/d Interrupt A is used to request an interrupt.
INTB# o/d Interrupt B is used to request an interrupt and only has
meaning on a multi-function device.
INTC# o/d Interrupt C is used to request an interrupt and only has
meaning on a multi-function device.
INTD# o/d Interrupt D is used to request an interrupt and only has
meaning on a multi-function device.
$Q\?IXQFWLRQ?RQ?D?PXOWL?IXQFWLRQ?GHYLFH?FDQ?EH?FRQQHFWHG?WR?DQ\?RI?WKH?INTx#?OLQHV?
7KH?,QWHUUXSW?3LQ?UHJLVWHU??UHIHU?WR?6HFWLRQ????????IRU?GHWDLOV??GHILQHV?ZKLFK?INTx#?OLQH
WKH?IXQFWLRQ?XVHV?WR?UHTXHVW?DQ?LQWHUUXSW???,I?D?GHYLFH?LPSOHPHQWV?D?VLQJOH?INTx#?OLQH??LW?LV
FDOOHG?INTA#??LI?LW?LPSOHPHQWV?WZR?OLQHV??WKH\?DUH?FDOOHG?INTA#?DQG?INTB#??DQG?VR
IRUWK???)RU?D?PXOWL?IXQFWLRQ?GHYLFH??DOO?IXQFWLRQV?PD\?XVH?WKH?VDPH?INTx#?OLQH?RU?HDFK
PD\?KDYH?LWV?RZQ??XS?WR?D?PD[LPXP?RI?IRXU?IXQFWLRQV??RU?DQ\?FRPELQDWLRQ?WKHUHRI???$
VLQJOH?IXQFWLRQ?FDQ?QHYHU?JHQHUDWH?DQ?LQWHUUXSW?UHTXHVW?RQ?PRUH?WKDQ?RQH?INTx#?OLQH?
7KH?V\VWHP?YHQGRU?LV?IUHH?WR?FRPELQH?WKH?YDULRXV?INTx#?VLJQDOV?IURP?WKH?3&,
FRQQHFWRU?V??LQ?DQ\?ZD\?WR?FRQQHFW?WKHP?WR?WKH?LQWHUUXSW?FRQWUROOHU???7KH\?PD\?EH?ZLUH?
25HG?RU?HOHFWURQLFDOO\?VZLWFKHG?XQGHU?SURJUDP?FRQWURO??RU?DQ\?FRPELQDWLRQ?WKHUHRI?
7KH?V\VWHP?GHVLJQHU?PXVW?LQVXUH?WKDW?HDFK?INTx#?VLJQDO?IURP?HDFK?FRQQHFWRU?LV
FRQQHFWHG?WR?DQ?LQSXW?RQ?WKH?LQWHUUXSW?FRQWUROOHU???7KLV?PHDQV?WKH?GHYLFH?GULYHU?PD\?QRW
PDNH?DQ\?DVVXPSWLRQV?DERXW?LQWHUUXSW?VKDULQJ???$OO?3&,?GHYLFH?GULYHUV?PXVW?EH?DEOH?WR
VKDUH?DQ?LQWHUUXSW??FKDLQLQJ??ZLWK?DQ\?RWKHU?ORJLFDO?GHYLFH?LQFOXGLQJ?GHYLFHV?LQ?WKH?VDPH
PXOWL?IXQFWLRQ?SDFNDJH?
6 When several independent functions are integrated into a single device, it will be referred to as a multi-
function device. Each function on a multi-function device has its own configuration space.
Revision 2.2
14
Implementation Note: Interrupt Routing
+RZ?LQWHUUXSWV?DUH?URXWHG?RQ?WKH?PRWKHUERDUG?LV?V\VWHP?VSHFLILF???+RZHYHU??WKH
IROORZLQJ?H[DPSOH?PD\?EH?XVHG?ZKHQ?DQRWKHU?RSWLRQ?LV?QRW?UHTXLUHG?DQG?WKH?LQWHUUXSW
FRQWUROOHU?KDV?IRXU?RSHQ?LQWHUUXSW?UHTXHVW?OLQHV?DYDLODEOH???6LQFH?PRVW?GHYLFHV?DUH?VLQJOH
IXQFWLRQ?DQG??WKHUHIRUH??FDQ?RQO\?XVH?INTA#?RQ?WKH?GHYLFH??WKLV?PHFKDQLVP?GLVWULEXWHV
WKH?LQWHUUXSWV?HYHQO\?DPRQJ?WKH?LQWHUUXSW?FRQWUROOHU?V?LQSXW?SLQV?
INTA#?RI?’HYLFH?1XPEHU???LV?FRQQHFWHG?WR?IRQW?RQ?WKH?PRWKHUERDUG????’HYLFH
1XPEHU?KDV?QR?VLJQLILFDQFH?UHJDUGLQJ?EHLQJ?ORFDWHG?RQ?WKH?PRWKHUERDUG?RU?LQ?D
FRQQHFWRU????INTA#?RI?’HYLFH?1XPEHU???LV?FRQQHFWHG?WR?IRQX?RQ?WKH?PRWKHUERDUG?
INTA# RI?’HYLFH?1XPEHU???LV?FRQQHFWHG?WR?IRQY?RQ?WKH?PRWKHUERDUG???INTA#?RI
’HYLFH?1XPEHU???LV?FRQQHFWHG?WR?IRQZ?RQ?WKH?PRWKHUERDUG???7KH?WDEOH?EHORZ?GHVFULEHV
KRZ?HDFK?DJHQW¶V?INTx#?OLQHV?DUH?FRQQHFWHG?WR?WKH?PRWKHUERDUG?LQWHUUXSW?OLQHV???7KH
IROORZLQJ?HTXDWLRQ?FDQ?EH?XVHG?WR?GHWHUPLQH?WR?ZKLFK?INTx#?VLJQDO?RQ?WKH?PRWKHUERDUG
D?JLYHQ?GHYLFH¶V?INTx#?OLQH?V??LV?FRQQHFWHG?
0%? ??’???,??02’??
0%? ?0RWKHUERDUG?,QWHUUXSW??IRQW? ????IRQX? ????IRQY? ????DQG?IRQZ? ???
’? ?’HYLFH?1XPEHU
,? ?,QWHUUXSW?1XPEHU??INTA#? ????INTB#? ????INTC#? ????DQG?INTD#? ???
Device Number Interrupt Pin on Interrupt Pin on
on Motherboard Device Motherboard
0, 4, 8, 12, INTA# IRQW
16, 20, 24, 28 INTB# IRQX
INTC# IRQY
INTD# IRQZ
1, 5, 9, 13, INTA# IRQX
17, 21, 25, 29 INTB# IRQY
INTC# IRQZ
INTD# IRQW
2, 6, 10, 14, INTA# IRQY
18, 22, 26, 30 INTB# IRQZ
INTC# IRQW
INTD# IRQX
3, 7, 11, 15, INTA# IRQZ
19, 23, 27, 31 INTB# IRQW
INTC# IRQX
INTD# IRQY
Revision 2.2
15
2.2.7. Additional Signals
PRSNT[1:2]# in The Present signals are not signals for a device, but are
provided by an add-in board. The Present signals indicate to
the motherboard whether an add-in board is physically
present in the slot and, if one is present, the total power
requirements of the board. These signals are required for
add-in boards but are optional for motherboards. Refer to
Section 4.4.1. for more details.
Implementation Note: PRSNT# Pins
$W?D?PLQLPXP??WKH?DGG?LQ?ERDUG?PXVW?JURXQG?RQH?RI?WKH?WZR?PRSNT[1:2]#?SLQV?WR
LQGLFDWH?WR?WKH?PRWKHUERDUG?WKDW?D?ERDUG?LV?SK\VLFDOO\?LQ?WKH?FRQQHFWRU???7KH?VLJQDO?OHYHO
RI?PRSNT1#?DQG?PRSNT2#?LQIRUP?WKH?PRWKHUERDUG?RI?WKH?SRZHU?UHTXLUHPHQWV?RI?WKH
DGG?LQ?ERDUG???7KH?DGG?LQ?ERDUG?PD\?VLPSO\?WLH?PRSNT1#?DQG?RU?PRSNT2#?WR?JURXQG
WR?VLJQDO?WKH?DSSURSULDWH?SRZHU?UHTXLUHPHQWV?RI?WKH?ERDUG????5HIHU?WR?6HFWLRQ????????IRU
GHWDLOV????7KH?PRWKHUERDUG?SURYLGHV?SXOO?XSV?RQ?WKHVH?VLJQDOV?WR?LQGLFDWH?ZKHQ?QR?ERDUG
LV?FXUUHQWO\?SUHVHQW?
CLKRUN# in, o/d,
s/t/s
Clock running is an optional signal used as an input for a
device to determine the status of CLK and an open drain
output used by the device to request starting or speeding up
CLK.
CLKRUN# is a sustained tri-state signal used by the
central resource to request permission to stop or slow CLK.
The central resource is responsible for maintaining
CLKRUN# in the asserted state when CLK is running and
deasserts CLKRUN# to request permission to stop or slow
CLK. The central resource must provide the pullup for
CLKRUN#.
Implementation Note: CLKRUN#
CLKRUN#?LV?DQ?RSWLRQDO?VLJQDO?XVHG?LQ?WKH?3&,?PRELOH?HQYLURQPHQW?DQG?QRW?GHILQHG?IRU
WKH?FRQQHFWRU???’HWDLOV?RI?WKH?CLKRUN#?SURWRFRO?DQG?RWKHU?PRELOH?GHVLJQ
FRQVLGHUDWLRQV?DUH?GLVFXVVHG?LQ?WKH?3&,?0RELOH?’HVLJQ?*XLGH?
Revision 2.2
16
M66EN in The 66MHZ_ENABLE pin indicates to a device whether the
bus segment is operating at 66 or 33 MHz. Refer to
Section 7.5.1. for details of this signal’s operation.
PME# o/d The Power Management Event signal is an optional signal
that can be used by a device to request a change in the
device or system power state. The assertion and
deassertion of PME# is asynchronous to CLK. This signal
has additional electrical requirements over and above
standard open drain signals that allow it to be shared
between devices which are powered off and those which
are powered on. In general, this signal is bused between all
PCI connectors in a system, although certain
implementations may choose to pass separate buffered
copies of the signal to the system logic.
Devices must be enabled by software before asserting this
signal. Once asserted, the device must continue to drive
the signal low until software explicitly clears the condition
in the device.
The use of this pin is specified in the PCI Bus Power
Management Interface Specification. The system vendor
must provide a pull-up on this signal, if it allows the signal
to be used. System vendors that do not use this signal are
not required to bus it between connectors or provide pull-
ups on those pins.
3.3Vaux in An optional 3.3 volt auxiliary power source delivers power
to the PCI add-in card for generation of power management
events when the main power to the card has been turned off
by software.
The use of this pin is specified in the PCI Bus Power
Management Interface Specification.
A system or add-in card that does not support PCI bus
power management must treat the 3.3Vaux pin as reserved.
Implementation Note: PME# and 3.3Vaux
PME# DQG?3.3Vaux?DUH?RSWLRQDO?VLJQDOV?GHILQHG?E\?WKH?3&,?%XV?3RZHU?0DQDJHPHQW
,QWHUIDFH?6SHFLILFDWLRQ???’HWDLOV?RI?WKHVH?VLJQDOV?FDQ?EH?IRXQG?LQ?WKDW?GRFXPHQW?
Revision 2.2
17
2.2.8. 64-Bit Bus Extension Pins (Optional)
7KH????ELW?H[WHQVLRQ?SLQV?DUH?FROOHFWLYHO\?RSWLRQDO???7KDW?LV??LI?WKH????ELW?H[WHQVLRQ?LV
XVHG??DOO?WKH?SLQV?LQ?WKLV?VHFWLRQ?DUH?UHTXLUHG?
AD[63::32] t/s Address and Data are multiplexed on the same pins and
provide 32 additional bits. During an address phase (when
using the DAC command and when REQ64# is asserted), the
upper 32-bits of a 64-bit address are transferred; otherwise,
these bits are reserved 7 but are stable and indeterminate.
During a data phase, an additional 32-bits of data are
transferred when a 64-bit transaction has been negotiated by
the assertion of REQ64# and ACK64#.
C/BE[7::4]# t/s Bus Command and Byte Enables are multiplexed on the same
pins. During an address phase (when using the DAC
command and when REQ64# is asserted), the actual bus
command is transferred on C/BE[7::4]#; otherwise, these bits
are reserved and indeterminate. During a data phase,
C/BE[7::4]# are Byte Enables indicating which byte lanes
carry meaningful data when a 64-bit transaction has been
negotiated by the assertion of REQ64# and ACK64#.
C/BE[4]# applies to byte 4 and C/BE[7]# applies to byte 7.
REQ64# s/t/s Request 64-bit Transfer, when asserted by the current bus
master, indicates it desires to transfer data using 64 bits.
REQ64# also has the same timing as FRAME#. REQ64#
also has meaning at the end of reset as described in Section
3.8.1.
ACK64# s/t/s Acknowledge 64-bit Transfer, when actively driven by the
device that has positively decoded its address as the target of
the current access, indicates the target is willing to transfer
data using 64 bits. ACK64# has the same timing as
DEVSEL#.
PAR64 t/s Parity Upper DWORD is the even 8 parity bit that protects
AD[63::32] and C/BE[7::4]#. PAR64 must be valid one
clock after each address phase on any transaction in which
REQ64# is asserted.
PAR64 is stable and valid for 64-bit data phases one clock
after either IRDY# is asserted on a write transaction or
TRDY# is asserted on a read transaction. (PAR64 has the
same timing as AD[63::32] but delayed by one clock.) The
master drives PAR64 for address and write data phases; the
target drives PAR64 for read data phases.
7 Reserved means reserved for future use by the PCI SIG Steering Committee. Reserved bits must not be
used by any device.
8 The number of “1”s on AD[63::32], C/BE[7::4]#, and PAR64 equals an even number.
Revision 2.2
18
2.2.9. JTAG/Boundary Scan Pins (Optional)
7KH?,(((?6WDQGDUG?????????7HVW?$FFHVV?3RUW?DQG?%RXQGDU\?6FDQ?$UFKLWHFWXUH??LV
LQFOXGHG?DV?DQ?RSWLRQDO?LQWHUIDFH?IRU?3&,?GHYLFHV???,(((?6WDQGDUG????????VSHFLILHV?WKH
UXOHV?DQG?SHUPLVVLRQV?IRU?GHVLJQLQJ?DQ????????FRPSOLDQW?,&???,QFOXVLRQ?RI?D?7HVW?$FFHVV
3RUW??7$3??RQ?D?GHYLFH?DOORZV?ERXQGDU\?VFDQ?WR?EH?XVHG?IRU?WHVWLQJ?RI?WKH?GHYLFH?DQG?WKH
ERDUG?RQ?ZKLFK?LW?LV?LQVWDOOHG???7KH?7$3?LV?FRPSULVHG?RI?IRXU?SLQV??RSWLRQDOO\?ILYH??WKDW
DUH?XVHG?WR?LQWHUIDFH?VHULDOO\?ZLWK?D?7$3?FRQWUROOHU?ZLWKLQ?WKH?3&,?GHYLFH?
TCK in Test Clock is used to clock state information and test data into
and out of the device during operation of the TAP.
TDI in Test Data Input is used to serially shift test data and test
instructions into the device during TAP operation.
TDO out Test Output is used to serially shift test data and test
instructions out of the device during TAP operation.
TMS in Test Mode Select is used to control the state of the TAP
controller in the device.
TRST# in Test Reset provides an asynchronous initialization of the TAP
controller. This signal is optional in IEEE Standard 1149.1.
7KHVH?7$3?SLQV?RSHUDWH?LQ?WKH?VDPH?HOHFWULFDO?HQYLURQPHQW???9?RU????9??DV?WKH?,?2
EXIIHUV?RI?WKH?GHYLFH?V?3&,?LQWHUIDFH???7KH?GULYH?VWUHQJWK?RI?WKH?TDO?SLQ?LV?QRW?UHTXLUHG
WR?EH?WKH?VDPH?DV?VWDQGDUG?3&,?EXV?SLQV???TDO?GULYH?VWUHQJWK?VKRXOG?EH?VSHFLILHG?LQ?WKH
GHYLFH?V?GDWD?VKHHW?
7KH?V\VWHP?YHQGRU?LV?UHVSRQVLEOH?IRU?WKH?GHVLJQ?DQG?RSHUDWLRQ?RI?WKH????????VHULDO?FKDLQV
??ULQJV???UHTXLUHG?LQ?WKH?V\VWHP???7KH?VLJQDOV?DUH?VXSSOHPHQWDU\?WR?WKH?3&,?EXV?DQG?DUH
QRW?RSHUDWHG?LQ?D?PXOWL?GURS?IDVKLRQ???7\SLFDOO\??DQ????????ULQJ?LV?FUHDWHG?E\?FRQQHFWLQJ
RQH?GHYLFH?V?TDO?SLQ?WR?DQRWKHU?GHYLFH?V?TDI?SLQ?WR?FUHDWH?D?VHULDO?FKDLQ?RI?GHYLFHV???,Q
WKLV?DSSOLFDWLRQ??WKH?,&?V?UHFHLYH?WKH?VDPH?TCK??TMS??DQG?RSWLRQDO?TRST#?VLJQDOV???7KH
HQWLUH????????ULQJ??RU?ULQJV??LV??DUH??FRQQHFWHG?HLWKHU?WR?D?PRWKHUERDUG?WHVW?FRQQHFWRU?IRU
WHVW?SXUSRVHV?RU?WR?D?UHVLGHQW????????&RQWUROOHU?,&?
7KH?3&,?VSHFLILFDWLRQ?VXSSRUWV?H[SDQVLRQ?ERDUGV?ZLWK?D?FRQQHFWRU?WKDW?LQFOXGHV???????
%RXQGDU\?6FDQ?VLJQDOV???0HWKRGV?RI?FRQQHFWLQJ?DQG?XVLQJ?WKH????????WHVW?ULQJV?LQ?D
V\VWHP?ZLWK?H[SDQVLRQ?ERDUGV?LQFOXGH?
• 2QO\?XVH?WKH????????ULQJ?RQ?WKH?H[SDQVLRQ?ERDUG?GXULQJ?PDQXIDFWXULQJ?WHVW?RI?WKH
H[SDQVLRQ?ERDUG???,Q?WKLV?FDVH??WKH????????ULQJ?RQ?WKH?PRWKHUERDUG?ZRXOG?QRW?EH
FRQQHFWHG?WR?WKH????????VLJQDOV?IRU?WKH?H[SDQVLRQ?ERDUGV???7KH?PRWKHUERDUG?ZRXOG
EH?WHVWHG?E\?LWVHOI?GXULQJ?PDQXIDFWXULQJ?
• )RU?HDFK?H[SDQVLRQ?ERDUG?FRQQHFWRU?LQ?D?V\VWHP??FUHDWH?D?VHSDUDWH????????ULQJ?RQ?WKH
PRWKHUERDUG???)RU?H[DPSOH??ZLWK?WZR?H[SDQVLRQ?ERDUG?FRQQHFWRUV?WKHUH?ZRXOG?EH
WKUHH????????ULQJV?RQ?WKH?PRWKHUERDUG?
• 8WLOL]H?DQ?,&?WKDW?DOORZV?IRU?KLHUDUFKLFDO????????PXOWL?GURS?DGGUHVVDELOLW\???7KHVH
,&?V?ZRXOG?EH?DEOH?WR?KDQGOH?WKH?PXOWLSOH????????ULQJV?DQG?DOORZ?PXOWL?GURS
DGGUHVVDELOLW\?DQG?RSHUDWLRQ?
([SDQVLRQ?ERDUGV?WKDW?GR?QRW?VXSSRUW?WKH?,(((?6WDQGDUG????????LQWHUIDFH?PXVW?KDUGZLUH
WKH?ERDUG?V?TDI?SLQ?WR?LWV?TDO?SLQ?
Revision 2.2
19
2.3. Sideband Signals
3&,?SURYLGHV?DOO?EDVLF?WUDQVIHU?PHFKDQLVPV?H[SHFWHG?RI?D?JHQHUDO?SXUSRVH??PXOWL?PDVWHU
,?2?EXV???+RZHYHU??LW?GRHV?QRW?SUHFOXGH?WKH?RSSRUWXQLW\?IRU?SURGXFW?VSHFLILF
IXQFWLRQ?SHUIRUPDQFH?HQKDQFHPHQWV?YLD?VLGHEDQG?VLJQDOV???$?VLGHEDQG?VLJQDO?LV?ORRVHO\
GHILQHG?DV?DQ\?VLJQDO?QRW?SDUW?RI?WKH?3&,?VSHFLILFDWLRQ?WKDW?FRQQHFWV?WZR?RU?PRUH?3&,
FRPSOLDQW?DJHQWV?DQG?KDV?PHDQLQJ?RQO\?WR?WKHVH?DJHQWV???6LGHEDQG?VLJQDOV?DUH?SHUPLWWHG
IRU?WZR?RU?PRUH?GHYLFHV?WR?FRPPXQLFDWH?VRPH?DVSHFW?RI?WKHLU?GHYLFH?VSHFLILF?VWDWH?LQ
RUGHU?WR?LPSURYH?WKH?RYHUDOO?HIIHFWLYHQHVV?RI?3&,?XWLOL]DWLRQ?RU?V\VWHP?RSHUDWLRQ?
1R?SLQV?DUH?DOORZHG?LQ?WKH?3&,?FRQQHFWRU?IRU?VLGHEDQG?VLJQDOV???7KHUHIRUH??VLGHEDQG
VLJQDOV?PXVW?EH?OLPLWHG?WR?WKH?SODQDU?HQYLURQPHQW???)XUWKHUPRUH??VLGHEDQG?VLJQDOV?PD\
QHYHU?YLRODWH?WKH?VSHFLILHG?SURWRFRO?RQ?GHILQHG?3&,?VLJQDOV?RU?FDXVH?WKH?VSHFLILHG
SURWRFRO?WR?EH?YLRODWHG?
2.4. Central Resource Functions
7KURXJKRXW?WKLV?VSHFLILFDWLRQ??WKH?WHUP?FHQWUDO?UHVRXUFH?LV?XVHG?WR?GHVFULEH?EXV?VXSSRUW
IXQFWLRQV?VXSSOLHG?E\?WKH?KRVW?V\VWHP??W\SLFDOO\?LQ?D?3&,?FRPSOLDQW?EULGJH?RU?VWDQGDUG
FKLSVHW???7KHVH?IXQFWLRQV?LQFOXGH??EXW?DUH?QRW?OLPLWHG?WR??WKH?IROORZLQJ?
• &HQWUDO?$UELWUDWLRQ????REQ#?LV?DQ?LQSXW?DQG?GNT#?LV?DQ?RXWSXW??
• 5HTXLUHG?VLJQDO?SXOOXSV?DV?GHVFULEHG?LQ?6HFWLRQ????????DQG??NHHSHUV??DV?GHVFULEHG?LQ
6HFWLRQ???????
• 6XEWUDFWLYH?’HFRGH???2QO\?RQH?DJHQW?RQ?D?3&,?EXV?FDQ?XVH?VXEWUDFWLYH?GHFRGH?DQG
ZRXOG?W\SLFDOO\?EH?D?EULGJH?WR?D?VWDQGDUG?H[SDQVLRQ?EXV??UHIHU?WR?6HFWLRQ?????????
• &RQYHUW?SURFHVVRU?WUDQVDFWLRQ?LQWR?D?FRQILJXUDWLRQ?WUDQVDFWLRQ?
• *HQHUDWLRQ?RI?WKH?LQGLYLGXDO?IDSEL?VLJQDOV?WR?HDFK?GHYLFH?IRU?V\VWHP?FRQILJXUDWLRQ?
• ’ULYLQJ?REQ64#?GXULQJ?UHVHW?
Revision 2.2
20
Revision 2.2
21
Chapter 3
Bus Operation
3.1. Bus Commands
%XV?FRPPDQGV?LQGLFDWH?WR?WKH?WDUJHW?WKH?W\SH?RI?WUDQVDFWLRQ?WKH?PDVWHU?LV?UHTXHVWLQJ???%XV
FRPPDQGV?DUH?HQFRGHG?RQ?WKH?C/BE[3::0]#?OLQHV?GXULQJ?WKH?DGGUHVV?SKDVH?
3.1.1. Command Definition
3&,?EXV?FRPPDQG?HQFRGLQJV?DQG?W\SHV?DUH?OLVWHG?EHORZ??IROORZHG?E\?D?EULHI?GHVFULSWLRQ
RI?HDFK???1RWH???7KH?FRPPDQG?HQFRGLQJV?DUH?DV?YLHZHG?RQ?WKH?EXV?ZKHUH?D?????LQGLFDWHV
D?KLJK?YROWDJH?DQG?????LV?D?ORZ?YROWDJH???%\WH?HQDEOHV?DUH?DVVHUWHG?ZKHQ?????
C/BE[3::0]# Command Type
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
Interrupt Acknowledge
Special Cycle
I/O Read
I/O Write
Reserved
Reserved
Memory Read
Memory Write
Reserved
Reserved
Configuration Read
Configuration Write
Memory Read Multiple
Dual Address Cycle
Memory Read Line
Memory Write and Invalidate
7KH?,QWHUUXSW?$FNQRZOHGJH?FRPPDQG?LV?D?UHDG?LPSOLFLWO\?DGGUHVVHG?WR?WKH?V\VWHP
LQWHUUXSW?FRQWUROOHU???7KH?DGGUHVV?ELWV?DUH?ORJLFDO?GRQ?W?FDUHV?GXULQJ?WKH?DGGUHVV?SKDVH?DQG
WKH?E\WH?HQDEOHV?LQGLFDWH?WKH?VL]H?RI?WKH?YHFWRU?WR?EH?UHWXUQHG?
Revision 2.2
22
7KH?6SHFLDO?&\FOH?FRPPDQG?SURYLGHV?D?VLPSOH?PHVVDJH?EURDGFDVW?PHFKDQLVP?RQ?3&,???,W
LV?GHVLJQHG?WR?EH?XVHG?DV?DQ?DOWHUQDWLYH?WR?SK\VLFDO?VLJQDOV?ZKHQ?VLGHEDQG
FRPPXQLFDWLRQ?LV?QHFHVVDU\???7KLV?PHFKDQLVP?LV?IXOO\?GHVFULEHG?LQ?6HFWLRQ???????
7KH?,?2?5HDG?FRPPDQG?LV?XVHG?WR?UHDG?GDWD?IURP?DQ?DJHQW?PDSSHG?LQ?,?2?$GGUHVV?6SDFH?
AD[31::00]?SURYLGH?D?E\WH?DGGUHVV???$OO????ELWV?PXVW?EH?GHFRGHG???7KH?E\WH?HQDEOHV
LQGLFDWH?WKH?VL]H?RI?WKH?WUDQVIHU?DQG?PXVW?EH?FRQVLVWHQW?ZLWK?WKH?E\WH?DGGUHVV?
7KH?,?2?:ULWH?FRPPDQG?LV?XVHG?WR?ZULWH?GDWD?WR?DQ?DJHQW?PDSSHG?LQ?,?2?$GGUHVV?6SDFH?
$OO????ELWV?PXVW?EH?GHFRGHG???7KH?E\WH?HQDEOHV?LQGLFDWH?WKH?VL]H?RI?WKH?WUDQVIHU?DQG?PXVW
EH?FRQVLVWHQW?ZLWK?WKH?E\WH?DGGUHVV?
5HVHUYHG?FRPPDQG?HQFRGLQJV?DUH?UHVHUYHG?IRU?IXWXUH?XVH???3&,?WDUJHWV?PXVW?QRW?DOLDV
UHVHUYHG?FRPPDQGV?ZLWK?RWKHU?FRPPDQGV???7DUJHWV?PXVW?QRW?UHVSRQG?WR?UHVHUYHG
HQFRGLQJV???,I?D?UHVHUYHG?HQFRGLQJ?LV?XVHG?RQ?WKH?LQWHUIDFH??WKH?DFFHVV?W\SLFDOO\?ZLOO?EH
WHUPLQDWHG?ZLWK?0DVWHU?$ERUW?
7KH?0HPRU\?5HDG?FRPPDQG?LV?XVHG?WR?UHDG?GDWD?IURP?DQ?DJHQW?PDSSHG?LQ?WKH?0HPRU\
$GGUHVV?6SDFH???7KH?WDUJHW?LV?IUHH?WR?GR?DQ?DQWLFLSDWRU\?UHDG?IRU?WKLV?FRPPDQG?RQO\?LI?LW
FDQ?JXDUDQWHH?WKDW?VXFK?D?UHDG?ZLOO?KDYH?QR?VLGH?HIIHFWV???)XUWKHUPRUH??WKH?WDUJHW?PXVW
HQVXUH?WKH?FRKHUHQF\??ZKLFK?LQFOXGHV?RUGHULQJ??RI?DQ\?GDWD?UHWDLQHG?LQ?WHPSRUDU\?EXIIHUV
DIWHU?WKLV?3&,?WUDQVDFWLRQ?LV?FRPSOHWHG???6XFK?EXIIHUV?PXVW?EH?LQYDOLGDWHG?EHIRUH?DQ\
V\QFKURQL]DWLRQ?HYHQWV??H?J???XSGDWLQJ?DQ?,?2?VWDWXV?UHJLVWHU?RU?PHPRU\?IODJ??DUH?SDVVHG
WKURXJK?WKLV?DFFHVV?SDWK?
7KH?0HPRU\?:ULWH?FRPPDQG?LV?XVHG?WR?ZULWH?GDWD?WR?DQ?DJHQW?PDSSHG?LQ?WKH?0HPRU\
$GGUHVV?6SDFH???:KHQ?WKH?WDUJHW?UHWXUQV??UHDG\???LW?KDV?DVVXPHG?UHVSRQVLELOLW\?IRU?WKH
FRKHUHQF\??ZKLFK?LQFOXGHV?RUGHULQJ??RI?WKH?VXEMHFW?GDWD???7KLV?FDQ?EH?GRQH?HLWKHU?E\
LPSOHPHQWLQJ?WKLV?FRPPDQG?LQ?D?IXOO\?V\QFKURQRXV?PDQQHU??RU?E\?LQVXULQJ?DQ\?VRIWZDUH
WUDQVSDUHQW?SRVWLQJ?EXIIHU?ZLOO?EH?IOXVKHG?EHIRUH?V\QFKURQL]DWLRQ?HYHQWV??H?J???XSGDWLQJ
DQ?,?2?VWDWXV?UHJLVWHU?RU?PHPRU\?IODJ??DUH?SDVVHG?WKURXJK?WKLV?DFFHVV?SDWK???7KLV?LPSOLHV
WKDW?WKH?PDVWHU?LV?IUHH?WR?FUHDWH?D?V\QFKURQL]DWLRQ?HYHQW?LPPHGLDWHO\?DIWHU?XVLQJ?WKLV
FRPPDQG?
7KH?&RQILJXUDWLRQ?5HDG?FRPPDQG?LV?XVHG?WR?UHDG?WKH?&RQILJXUDWLRQ?6SDFH?RI?HDFK?DJHQW?
$Q?DJHQW?LV?VHOHFWHG?GXULQJ?D?FRQILJXUDWLRQ?DFFHVV?ZKHQ?LWV?IDSEL?VLJQDO?LV?DVVHUWHG?DQG
AD[1::0]?DUH??????’XULQJ?WKH?DGGUHVV?SKDVH?RI?D?FRQILJXUDWLRQ?WUDQVDFWLRQ??AD[7::2]
DGGUHVV?RQH?RI?WKH????’:25’?UHJLVWHUV??ZKHUH?E\WH?HQDEOHV?DGGUHVV?WKH?E\WH?V??ZLWKLQ
HDFK?’:25’??LQ?&RQILJXUDWLRQ?6SDFH?RI?HDFK?GHYLFH?DQG?AD[31::11]?DUH?ORJLFDO?GRQ?W
FDUHV?WR?WKH?VHOHFWHG?DJHQW??UHIHU?WR?6HFWLRQ?????????????AD[10::08]?LQGLFDWH?ZKLFK?GHYLFH
RI?D?PXOWL?IXQFWLRQ?DJHQW?LV?EHLQJ?DGGUHVVHG?
7KH?&RQILJXUDWLRQ?:ULWH?FRPPDQG?LV?XVHG?WR?WUDQVIHU?GDWD?WR?WKH?&RQILJXUDWLRQ?6SDFH?RI
HDFK?DJHQW???$GGUHVVLQJ?IRU?FRQILJXUDWLRQ?ZULWH?WUDQVDFWLRQV?LV?WKH?VDPH?DV?IRU
FRQILJXUDWLRQ?UHDG?WUDQVDFWLRQV?
7KH?0HPRU\?5HDG?0XOWLSOH?FRPPDQG?LV?VHPDQWLFDOO\?LGHQWLFDO?WR?WKH?0HPRU\?5HDG
FRPPDQG?H[FHSW?WKDW?LW?DGGLWLRQDOO\?LQGLFDWHV?WKDW?WKH?PDVWHU?PD\?LQWHQG?WR?IHWFK?PRUH
WKDQ?RQH?FDFKHOLQH?EHIRUH?GLVFRQQHFWLQJ???7KH?PHPRU\?FRQWUROOHU?FRQWLQXHV?SLSHOLQLQJ
PHPRU\?UHTXHVWV?DV?ORQJ?DV?FRAME#?LV?DVVHUWHG???7KLV?FRPPDQG?LV?LQWHQGHG?WR?EH?XVHG
ZLWK?EXON?VHTXHQWLDO?GDWD?WUDQVIHUV?ZKHUH?WKH?PHPRU\?V\VWHP??DQG?WKH?UHTXHVWLQJ?PDVWHU?
PLJKW?JDLQ?VRPH?SHUIRUPDQFH?DGYDQWDJH?E\?VHTXHQWLDOO\?UHDGLQJ?DKHDG?RQH?RU?PRUH
DGGLWLRQDO?FDFKHOLQH?V??ZKHQ?D?VRIWZDUH?WUDQVSDUHQW?EXIIHU?LV?DYDLODEOH?IRU?WHPSRUDU\
VWRUDJH?
7KH?’XDO?$GGUHVV?&\FOH??’$&??FRPPDQG?LV?XVHG?WR?WUDQVIHU?D????ELW?DGGUHVV?WR?GHYLFHV
WKDW?VXSSRUW????ELW?DGGUHVVLQJ?ZKHQ?WKH?DGGUHVV?LV?QRW?LQ?WKH?ORZ???*%?DGGUHVV?VSDFH?
Revision 2.2
23
7DUJHWV?WKDW?VXSSRUW?RQO\????ELW?DGGUHVVHV?PXVW?WUHDW?WKLV?FRPPDQG?DV?UHVHUYHG?DQG?QRW
UHVSRQG?WR?WKH?FXUUHQW?WUDQVDFWLRQ?LQ?DQ\?ZD\?
7KH?0HPRU\?5HDG?/LQH?FRPPDQG?LV?VHPDQWLFDOO\?LGHQWLFDO?WR?WKH?0HPRU\?5HDG
FRPPDQG?H[FHSW?WKDW?LW?DGGLWLRQDOO\?LQGLFDWHV?WKDW?WKH?PDVWHU?LQWHQGV?WR?IHWFK?D?FRPSOHWH
FDFKHOLQH???7KLV?FRPPDQG?LV?LQWHQGHG?WR?EH?XVHG?ZLWK?EXON?VHTXHQWLDO?GDWD?WUDQVIHUV
ZKHUH?WKH?PHPRU\?V\VWHP??DQG?WKH?UHTXHVWLQJ?PDVWHU??PLJKW?JDLQ?VRPH?SHUIRUPDQFH
DGYDQWDJH?E\?UHDGLQJ?XS?WR?D?FDFKHOLQH?ERXQGDU\?LQ?UHVSRQVH?WR?WKH?UHTXHVW?UDWKHU?WKDQ?D
VLQJOH?PHPRU\?F\FOH???$V?ZLWK?WKH?0HPRU\?5HDG?FRPPDQG??SUH?IHWFKHG?EXIIHUV?PXVW?EH
LQYDOLGDWHG?EHIRUH?DQ\?V\QFKURQL]DWLRQ?HYHQWV?DUH?SDVVHG?WKURXJK?WKLV?DFFHVV?SDWK?
7KH?0HPRU\?:ULWH?DQG?,QYDOLGDWH?FRPPDQG?LV?VHPDQWLFDOO\?LGHQWLFDO?WR?WKH?0HPRU\
:ULWH?FRPPDQG?H[FHSW?WKDW?LW?DGGLWLRQDOO\?JXDUDQWHHV?D?PLQLPXP?WUDQVIHU?RI?RQH
FRPSOHWH?FDFKHOLQH??L?H???WKH?PDVWHU?LQWHQGV?WR?ZULWH?DOO?E\WHV?ZLWKLQ?WKH?DGGUHVVHG
FDFKHOLQH?LQ?D?VLQJOH?3&,?WUDQVDFWLRQ?XQOHVV?LQWHUUXSWHG?E\?WKH?WDUJHW???1RWH???$OO?E\WH
HQDEOHV?PXVW?EH?DVVHUWHG?GXULQJ?HDFK?GDWD?SKDVH?IRU?WKLV?FRPPDQG???7KH?PDVWHU?PD\
DOORZ?WKH?WUDQVDFWLRQ?WR?FURVV?D?FDFKHOLQH?ERXQGDU\?RQO\?LI?LW?LQWHQGV?WR?WUDQVIHU?WKH?HQWLUH
QH[W?OLQH?DOVR???7KLV?FRPPDQG?UHTXLUHV?LPSOHPHQWDWLRQ?RI?D?FRQILJXUDWLRQ?UHJLVWHU?LQ?WKH
PDVWHU?LQGLFDWLQJ?WKH?FDFKHOLQH?VL]H??UHIHU?WR?6HFWLRQ????????IRU?PRUH?LQIRUPDWLRQ??DQG
PD\?RQO\?EH?XVHG?ZLWK?/LQHDU?%XUVW?2UGHULQJ??UHIHU?WR?6HFWLRQ?????????????,W?DOORZV?D
PHPRU\?SHUIRUPDQFH?RSWLPL]DWLRQ?E\?LQYDOLGDWLQJ?D??GLUW\??OLQH?LQ?D?ZULWH?EDFN?FDFKH
ZLWKRXW?UHTXLULQJ?WKH?DFWXDO?ZULWH?EDFN?F\FOH?WKXV?VKRUWHQLQJ?DFFHVV?WLPH?
3.1.2. Command Usage Rules
$OO?3&,?GHYLFHV??H[FHSW?KRVW?EXV?EULGJHV??DUH?UHTXLUHG?WR?UHVSRQG?DV?D?WDUJHW?WR
FRQILJXUDWLRQ??UHDG?DQG?ZULWH??FRPPDQGV???$OO?RWKHU?FRPPDQGV?DUH?RSWLRQDO?
$?PDVWHU?PD\?LPSOHPHQW?WKH?RSWLRQDO?FRPPDQGV?DV?QHHGHG???$?WDUJHW?PD\?DOVR
LPSOHPHQW?WKH?RSWLRQDO?FRPPDQGV?DV?QHHGHG??EXW?LI?LW?LPSOHPHQWV?EDVLF?PHPRU\
FRPPDQGV??LW?PXVW?VXSSRUW?DOO?WKH?PHPRU\?FRPPDQGV??LQFOXGLQJ?0HPRU\?:ULWH?DQG
,QYDOLGDWH??0HPRU\?5HDG?/LQH??DQG?0HPRU\?5HDG?0XOWLSOH???,I?QRW?IXOO\?LPSOHPHQWHG?
WKHVH?SHUIRUPDQFH?RSWLPL]LQJ?FRPPDQGV?PXVW?EH?DOLDVHG?WR?WKH?EDVLF?PHPRU\
FRPPDQGV???)RU?H[DPSOH??D?WDUJHW?PD\?QRW?LPSOHPHQW?WKH?0HPRU\?5HDG?/LQH?FRPPDQG?
KRZHYHU??LW?PXVW?DFFHSW?WKH?UHTXHVW??LI?WKH?DGGUHVV?LV?GHFRGHG?IRU?D?PHPRU\?DFFHVV??DQG
WUHDW?LW?DV?D?0HPRU\?5HDG?FRPPDQG???6LPLODUO\??D?WDUJHW?PD\?QRW?LPSOHPHQW?WKH?0HPRU\
:ULWH?DQG?,QYDOLGDWH?FRPPDQG??EXW?PXVW?DFFHSW?WKH?UHTXHVW??LI?WKH?DGGUHVV?LV?GHFRGHG?IRU
D?PHPRU\?DFFHVV??DQG?WUHDW?LW?DV?D?0HPRU\?:ULWH?FRPPDQG?
)RU?EORFN?GDWD?WUDQVIHUV?WR?IURP?V\VWHP?PHPRU\??0HPRU\?:ULWH?DQG?,QYDOLGDWH??0HPRU\
5HDG?/LQH??DQG?0HPRU\?5HDG?0XOWLSOH?DUH?WKH?UHFRPPHQGHG?FRPPDQGV?IRU?PDVWHUV
FDSDEOH?RI?VXSSRUWLQJ?WKHP???7KH?0HPRU\?5HDG?RU?0HPRU\?:ULWH?FRPPDQGV?FDQ?EH
XVHG?LI?IRU?VRPH?UHDVRQ?WKH?PDVWHU?LV?QRW?FDSDEOH?RI?XVLQJ?WKH?SHUIRUPDQFH?RSWLPL]LQJ
FRPPDQGV???)RU?PDVWHUV?XVLQJ?WKH?PHPRU\?UHDG?FRPPDQGV??DQ\?OHQJWK?DFFHVV?ZLOO?ZRUN
IRU?DOO?FRPPDQGV??KRZHYHU??WKH?SUHIHUUHG?XVH?LV?VKRZQ?EHORZ?
:KLOH?0HPRU\?:ULWH?DQG?,QYDOLGDWH?LV?WKH?RQO\?FRPPDQG?WKDW?UHTXLUHV?LPSOHPHQWDWLRQ
RI?WKH?&DFKHOLQH?6L]H?UHJLVWHU??LW?LV?VWURQJO\?VXJJHVWHG?WKH?PHPRU\?UHDG?FRPPDQGV?XVH?LW
DV?ZHOO???$?EULGJH?WKDW?SUHIHWFKHV?LV?UHVSRQVLEOH?IRU?DQ\?ODWHQW?GDWD?QRW?FRQVXPHG?E\?WKH
PDVWHU?
0HPRU\?FRPPDQG?UHFRPPHQGDWLRQV?YDU\?GHSHQGLQJ?RQ?WKH?FKDUDFWHULVWLFV?RI?WKH
PHPRU\?ORFDWLRQ?DQG?WKH?DPRXQW?RI?GDWD?EHLQJ?UHDG???0HPRU\?ORFDWLRQV?DUH?FKDUDFWHUL]HG
DV?HLWKHU?SUHIHWFKDEOH?RU?QRQ?SUHIHWFKDEOH???3UHIHWFKDEOH?PHPRU\?KDV?WKH?IROORZLQJ
FKDUDFWHULVWLFV?
Revision 2.2
24
• 7KHUH?DUH?QR?VLGH?HIIHFWV?RI?D?UHDG?RSHUDWLRQ???7KH?UHDG?RSHUDWLRQ?FDQQRW?EH
GHVWUXFWLYH?WR?HLWKHU?WKH?GDWD?RU?DQ\?RWKHU?VWDWH?LQIRUPDWLRQ???)RU?H[DPSOH??D?),)2
WKDW?DGYDQFHV?WR?WKH?QH[W?GDWD?ZKHQ?UHDG?ZRXOG?QRW?EH?SUHIHWFKDEOH???6LPLODUO\??D
ORFDWLRQ?WKDW?FOHDUHG?D?VWDWXV?ELW?ZKHQ?UHDG?ZRXOG?QRW?EH?SUHIHWFKDEOH?
• :KHQ?UHDG??WKH?GHYLFH?LV?UHTXLUHG?WR?UHWXUQ?DOO?E\WHV?UHJDUGOHVV?RI?WKH?E\WH?HQDEOHV
?IRXU?RU?HLJKW?GHSHQGLQJ?XSRQ?WKH?ZLGWK?RI?WKH?GDWD?WUDQVIHU??UHIHU?WR?6HFWLRQ??????????
• %ULGJHV?DUH?SHUPLWWHG?WR?PHUJH?ZULWHV?LQWR?WKLV?UDQJH??UHIHU?WR?6HFWLRQ?????????
$OO?RWKHU?PHPRU\?LV?FRQVLGHUHG?WR?EH?QRQ?SUHIHWFKDEOH?
7KH?SUHIHUUHG?XVH?RI?WKH?UHDG?FRPPDQGV?LV?
0HPRU\?5HDG :KHQ?UHDGLQJ?GDWD?LQ?DQ?DGGUHVV?UDQJH?WKDW?KDV?VLGH?
HIIHFWV??QRW?SUHIHWFKDEOH??RU?UHDGLQJ?D?VLQJOH?’:25’
0HPRU\?5HDG?/LQH 5HDGLQJ?PRUH?WKDQ?D?’:25’?XS?WR?WKH?QH[W?FDFKHOLQH
ERXQGDU\?LQ?D?SUHIHWFKDEOH?DGGUHVV?VSDFH
0HPRU\?5HDG?0XOWLSOH 5HDGLQJ?D?EORFN?ZKLFK?FURVVHV?D?FDFKHOLQH?ERXQGDU\
?VWD\?RQH?FDFKHOLQH?DKHDG?RI?WKH?PDVWHU?LI?SRVVLEOH??RI
GDWD?LQ?D?SUHIHWFKDEOH?DGGUHVV?UDQJH
7KH?WDUJHW?VKRXOG?WUHDW?WKH?UHDG?FRPPDQGV?WKH?VDPH?HYHQ?WKRXJK?WKH\?GR?QRW?DGGUHVV?WKH
ILUVW?’:25’?RI?WKH?FDFKHOLQH???)RU?H[DPSOH??D?WDUJHW?WKDW?LV?DGGUHVVHG?DW?’:25’??
?LQVWHDG?RI?’:25’????VKRXOG?RQO\?SUHIHWFK?WR?WKH?HQG?RI?WKH?FXUUHQW?FDFKHOLQH???,I?WKH
&DFKHOLQH?6L]H?UHJLVWHU?LV?QRW?LPSOHPHQWHG??WKHQ?WKH?PDVWHU?VKRXOG?DVVXPH?D?FDFKHOLQH
VL]H?RI?HLWKHU????RU????E\WHV?DQG?XVH?WKH?UHDG?FRPPDQGV?UHFRPPHQGHG?DERYH????7KLV
DVVXPHV?OLQHDU?EXUVW?RUGHULQJ??
Implementation Note: Using Read Commands
’LIIHUHQW?UHDG?FRPPDQGV?ZLOO?KDYH?GLIIHUHQW?DIIHFWV?RQ?V\VWHP?SHUIRUPDQFH?EHFDXVH?KRVW
EULGJHV?DQG?3&,?WR?3&,?EULGJHV?PXVW?WUHDW?WKH?FRPPDQGV?GLIIHUHQWO\???:KHQ?WKH?0HPRU\
5HDG?FRPPDQG?LV?XVHG??D?EULGJH?ZLOO?JHQHUDOO\?REWDLQ?RQO\?WKH?GDWD?WKH?PDVWHU?UHTXHVWHG
DQG?QR?PRUH?VLQFH?D?VLGH?HIIHFW?PD\?H[LVW???7KH?EULGJH?FDQQRW?UHDG?PRUH?EHFDXVH?LW?GRHV
QRW?NQRZ?ZKLFK?E\WHV?DUH?UHTXLUHG?IRU?WKH?QH[W?GDWD?SKDVH???7KDW?LQIRUPDWLRQ?LV?QRW
DYDLODEOH?XQWLO?WKH?FXUUHQW?GDWD?SKDVH?FRPSOHWHV???+RZHYHU??IRU?0HPRU\?5HDG?/LQH?DQG
0HPRU\?5HDG?0XOWLSOH??WKH?PDVWHU?JXDUDQWHHV?WKDW?WKH?DGGUHVV?UDQJH?LV?SUHIHWFKDEOH?
DQG??WKHUHIRUH??WKH?EULGJH?FDQ?REWDLQ?PRUH?GDWD?WKDQ?WKH?PDVWHU?DFWXDOO\?UHTXHVWHG???7KLV
SURFHVV?LQFUHDVHV?V\VWHP?SHUIRUPDQFH?ZKHQ?WKH?EULGJH?FDQ?SUHIHWFK?DQG?WKH?PDVWHU
UHTXLUHV?PRUH?WKDQ?D?VLQJOH?’:25’????5HIHU?WR?WKH?3&,?3&,?%ULGJH?$UFKLWHFWXUH
6SHFLILFDWLRQ?IRU?DGGLWLRQDO?GHWDLOV?DQG?VSHFLDO?FDVHV??
$V?DQ?H[DPSOH??VXSSRVH?D?PDVWHU?QHHGHG?WR?UHDG?WKUHH?’:25’V?IURP?D?WDUJHW?RQ?WKH
RWKHU?VLGH?RI?D?3&,?WR?3&,?EULGJH???,I?WKH?PDVWHU?XVHG?WKH?0HPRU\?5HDG?FRPPDQG??WKH
EULGJH?FRXOG?QRW?EHJLQ?UHDGLQJ?WKH?VHFRQG?’:25’?IURP?WKH?WDUJHW?EHFDXVH?LW?GRHV?QRW
KDYH?WKH?QH[W?VHW?RI?E\WH?HQDEOHV?DQG??WKHUHIRUH??ZLOO?WHUPLQDWH?WKH?WUDQVDFWLRQ?DIWHU?D
VLQJOH?GDWD?WUDQVIHU???,I??KRZHYHU??WKH?PDVWHU?XVHG?WKH?0HPRU\?5HDG?/LQH?FRPPDQG??WKH
EULGJH?ZRXOG?EH?IUHH?WR?EXUVW?GDWD?IURP?WKH?WDUJHW?WKURXJK?WKH?HQG?RI?WKH?FDFKHOLQH
DOORZLQJ?WKH?GDWD?WR?IORZ?WR?WKH?PDVWHU?PRUH?TXLFNO\?
7KH?0HPRU\?5HDG?0XOWLSOH?FRPPDQG?DOORZV?EULGJHV?WR?SUHIHWFK?GDWD?IDUWKHU?DKHDG?RI
WKH?PDVWHU??WKHUHE\?LQFUHDVLQJ?WKH?FKDQFHV?WKDW?D?EXUVW?WUDQVIHU?FDQ?EH?VXVWDLQHG?
Revision 2.2
25
,W?LV?KLJKO\?UHFRPPHQGHG?WKDW?WKH?&DFKHOLQH?6L]H?UHJLVWHU?EH?LPSOHPHQWHG?WR?HQVXUH
FRUUHFW?XVH?RI?WKH?UHDG?FRPPDQGV???7KH?&DFKHOLQH?6L]H?UHJLVWHU?PXVW?EH?LPSOHPHQWHG
ZKHQ?XVLQJ?WKH?RSWLRQDO?&DFKHOLQH?:UDS?PRGH?EXUVW?RUGHULQJ?
8VLQJ?WKH?FRUUHFW?UHDG?FRPPDQG?JLYHV?RSWLPDO?SHUIRUPDQFH???,I??KRZHYHU??QRW?DOO?UHDG
FRPPDQGV?DUH?LPSOHPHQWHG??WKHQ?FKRRVH?WKH?RQHV?ZKLFK?ZRUN?WKH?EHVW?PRVW?RI?WKH?WLPH?
)RU?H[DPSOH??LI?WKH?ODUJH?PDMRULW\?RI?DFFHVVHV?E\?WKH?PDVWHU?UHDG?HQWLUH?FDFKHOLQHV?DQG
RQO\?D?VPDOO?QXPEHU?RI?DFFHVVHV?UHDG?PRUH?WKDQ?D?FDFKHOLQH??LW?ZRXOG?EH?UHDVRQDEOH?IRU
WKH?GHYLFH?WR?RQO\?XVH?WKH?0HPRU\?5HDG?/LQH?FRPPDQG?IRU?ERWK?W\SHV?RI?DFFHVVHV?
$?EULGJH?WKDW?SUHIHWFKHV?LV?UHVSRQVLEOH?IRU?DQ\?ODWHQW?GDWD?QRW?FRQVXPHG?E\?WKH?PDVWHU?
7KH?VLPSOHVW?ZD\?IRU?WKH?EULGJH?WR?FRUUHFWO\?KDQGOH?ODWHQW?GDWD?LV?WR?VLPSO\?PDUN?LW
LQYDOLG?DW?WKH?HQG?RI?WKH?FXUUHQW?WUDQVDFWLRQ?
Implementation Note: Stale-Data Problems Caused By Not
Discarding Prefetch Data
6XSSRVH?D?&38?KDV?WZR?EXIIHUV?LQ?DGMDFHQW?PDLQ?PHPRU\?ORFDWLRQV???7KH?&38?SUHSDUHV?D
PHVVDJH?IRU?D?EXV?PDVWHU?LQ?WKH?ILUVW?EXIIHU?DQG?WKHQ?VLJQDOV?WKH?EXV?PDVWHU?WR?SLFN?XS?WKH
PHVVDJH???:KHQ?WKH?EXV?PDVWHU?UHDGV?LWV?PHVVDJH??D?EULGJH?EHWZHHQ?WKH?EXV?PDVWHU?DQG
PDLQ?PHPRU\?SUHIHWFKHV?VXEVHTXHQW?DGGUHVVHV??LQFOXGLQJ?WKH?VHFRQG?EXIIHU?ORFDWLRQ?
6RPH?WLPH?ODWHU?WKH?&38?SUHSDUHV?D?VHFRQG?PHVVDJH?XVLQJ?WKH?VHFRQG?EXIIHU?LQ?PDLQ
PHPRU\?DQG?VLJQDOV?WKH?EXV?PDVWHU?WR?FRPH?DQG?JHW?LW???,I?WKH?LQWHUYHQLQJ?EULGJH?KDV?QRW
IOXVKHG?WKH?EDODQFH?RI?WKH?SUHYLRXV?SUHIHWFK??WKHQ?ZKHQ?WKH?PDVWHU?DWWHPSWV?WR?UHDG?WKH
VHFRQG?EXIIHU?WKH?EULGJH?PD\?GHOLYHU?VWDOH?GDWD?
6LPLODUO\??LI?D?GHYLFH?ZHUH?WR?SROO?D?PHPRU\?ORFDWLRQ?EHKLQG?D?EULGJH??WKH?GHYLFH?ZRXOG
QHYHU?REVHUYH?D?QHZ?YDOXH?RI?WKH?ORFDWLRQ?LI?WKH?EULGJH?GLG?QRW?IOXVK?WKH?EXIIHU?DIWHU?HDFK
WLPH?WKH?GHYLFH?UHDG?LW?
Revision 2.2
26
3.2. PCI Protocol Fundamentals
7KH?EDVLF?EXV?WUDQVIHU?PHFKDQLVP?RQ?3&,?LV?D?EXUVW???$?EXUVW?LV?FRPSRVHG?RI?DQ?DGGUHVV
SKDVH?DQG?RQH?RU?PRUH?GDWD?SKDVHV???3&,?VXSSRUWV?EXUVWV?LQ?ERWK?0HPRU\?DQG?,?2
$GGUHVV?6SDFHV?
$OO?VLJQDOV?DUH?VDPSOHG?RQ?WKH?ULVLQJ?HGJH?RI?WKH?FORFN ? ???(DFK?VLJQDO?KDV?D?VHWXS?DQG
KROG?DSHUWXUH?ZLWK?UHVSHFW?WR?WKH?ULVLQJ?FORFN?HGJH??LQ?ZKLFK?WUDQVLWLRQV?DUH?QRW?DOORZHG?
2XWVLGH?WKLV?DSHUWXUH??VLJQDO?YDOXHV?RU?WUDQVLWLRQV?KDYH?QR?VLJQLILFDQFH???7KLV?DSHUWXUH
RFFXUV?RQO\?RQ??TXDOLILHG??ULVLQJ?FORFN?HGJHV?IRU?AD[31::00]??AD[63::32]??PAR ?? ?
PAR64??DQG?IDSEL?VLJQDOV ?? ?DQG?RQ?HYHU\?ULVLQJ?FORFN?HGJH?IRU?LOCK#, IRDY#?
TRDY#??FRAME#??DEVSEL#??STOP#??REQ#??GNT#??REQ64#??ACK64#??SERR#
?RQ?WKH?IDOOLQJ?HGJH?RI?SERR#?RQO\???DQG?PERR#???C/BE[3::0]#??C/BE[7::4]#??DV?EXV
FRPPDQGV??DUH?TXDOLILHG?RQ?WKH?FORFN?HGJH?WKDW?FRAME#?LV?ILUVW?DVVHUWHG?
C/BE[3::0]#??C/BE[7::4]#??DV?E\WH?HQDEOHV??DUH?TXDOLILHG?RQ?HDFK?ULVLQJ?FORFN?HGJH
IROORZLQJ?WKH?FRPSOHWLRQ?RI?DQ?DGGUHVV?SKDVH?RU?GDWD?SKDVH?DQG?UHPDLQ?YDOLG?WKH?HQWLUH
GDWD?SKDVH???RST#??INTA#??INTB#??INTC#??DQG?INTD#?DUH?QRW?TXDOLILHG?QRU
V\QFKURQRXV?
3.2.1. Basic Transfer Control
7KH?IXQGDPHQWDOV?RI?DOO?3&,?GDWD?WUDQVIHUV?DUH?FRQWUROOHG?ZLWK?WKUHH?VLJQDOV??VHH
)LJXUH??????
FRAME# is driven by the master to indicate the beginning and end of a
transaction.
IRDY# is driven by the master to indicate that it is ready to transfer data.
TRDY# is driven by the target to indicate that it is ready to transfer data.
7KH?LQWHUIDFH?LV?LQ?WKH?,GOH?VWDWH?ZKHQ?ERWK?FRAME#?DQG?IRDY#?DUH?GHDVVHUWHG???7KH
ILUVW?FORFN?HGJH?RQ?ZKLFK?FRAME#?LV?DVVHUWHG?LV?WKH?DGGUHVV?SKDVH??DQG?WKH?DGGUHVV?DQG
EXV?FRPPDQG?FRGH?DUH?WUDQVIHUUHG?RQ?WKDW?FORFN?HGJH???7KH?QH[W ?? ?FORFN?HGJH?EHJLQV?WKH
ILUVW?RI?RQH?RU?PRUH?GDWD?SKDVHV?GXULQJ?ZKLFK?GDWD?LV?WUDQVIHUUHG?EHWZHHQ?PDVWHU?DQG
WDUJHW?RQ?HDFK?FORFN?HGJH?IRU?ZKLFK?ERWK?IRDY#?DQG?TRDY#?DUH?DVVHUWHG???:DLW?F\FOHV
PD\?EH?LQVHUWHG?LQ?D?GDWD?SKDVH?E\?HLWKHU?WKH?PDVWHU?RU?WKH?WDUJHW?ZKHQ?IRDY# RU
TRDY#?LV?GHDVVHUWHG?
7KH?VRXUFH?RI?WKH?GDWD?LV?UHTXLUHG?WR?DVVHUW?LWV?[RDY#?VLJQDO?XQFRQGLWLRQDOO\?ZKHQ?GDWD
LV?YDOLG??IRDY#?RQ?D?ZULWH?WUDQVDFWLRQ??TRDY#?RQ?D?UHDG?WUDQVDFWLRQ????7KH?UHFHLYLQJ
DJHQW?PD\?GHOD\?WKH?DVVHUWLRQ?RI?LWV?[RDY#?ZKHQ?LW?LV?QRW?UHDG\?WR?DFFHSW?GDWD???:KHQ
GHOD\LQJ?WKH?DVVHUWLRQ?RI?LWV?[RDY#??WKH?WDUJHW?DQG?PDVWHU?PXVW?PHHW?WKH?ODWHQF\
UHTXLUHPHQWV?VSHFLILHG?LQ?6HFWLRQV??????????DQG?????????,Q?DOO?FDVHV??GDWD?LV?RQO\
WUDQVIHUUHG?ZKHQ?IRDY#?DQG?TRDY#?DUH?ERWK?DVVHUWHG?RQ?WKH?VDPH?ULVLQJ?FORFN?HGJH?
9 The only exceptions are 567???,17$???,17%???,17&?? and ,17’??which are discussed in
Sections 2.2.1. and 2.2.6.
10 3$5 and 3$5?? are treated like an $’ line delayed by one clock.
11 The notion of qualifying $’ and ,’6(/ signals is fully defined in Section 3.6.3.
12 Note: The address phase consists of two clocks when the command is the Dual Address Cycle (DAC).
Revision 2.2
27
2QFH?D?PDVWHU?KDV?DVVHUWHG?IRDY#??LW?FDQQRW?FKDQJH?IRDY#?RU?FRAME#?XQWLO?WKH
FXUUHQW?GDWD?SKDVH?FRPSOHWHV?UHJDUGOHVV?RI?WKH?VWDWH?RI?TRDY#???2QFH?D?WDUJHW?KDV
DVVHUWHG?TRDY#?RU?STOP#??LW?FDQQRW?FKDQJH?DEVSEL#??TRDY#??RU?STOP#?XQWLO?WKH
FXUUHQW?GDWD?SKDVH?FRPSOHWHV???1HLWKHU?WKH?PDVWHU?QRU?WKH?WDUJHW?FDQ?FKDQJH?LWV?PLQG?RQFH
LW?KDV?FRPPLWWHG?WR?WKH?FXUUHQW?GDWD?WUDQVIHU?XQWLO?WKH?FXUUHQW?GDWD?SKDVH?FRPSOHWHV????$
GDWD?SKDVH?FRPSOHWHV?ZKHQ?IRDY#?DQG?>TRDY#?RU?STOP#@?DUH?DVVHUWHG????’DWD?PD\?RU
PD\?QRW?WUDQVIHU?GHSHQGLQJ?RQ?WKH?VWDWH?RI?TRDY#?
$W?VXFK?WLPH?DV?WKH?PDVWHU?LQWHQGV?WR?FRPSOHWH?RQO\?RQH?PRUH?GDWD?WUDQVIHU??ZKLFK?FRXOG
EH?LPPHGLDWHO\?DIWHU?WKH?DGGUHVV?SKDVH???FRAME#?LV?GHDVVHUWHG?DQG?IRDY#?LV?DVVHUWHG
LQGLFDWLQJ?WKH?PDVWHU?LV?UHDG\???$IWHU?WKH?WDUJHW?LQGLFDWHV?WKDW?LW?LV?UHDG\?WR?FRPSOHWH?WKH
ILQDO?GDWD?WUDQVIHU??TRDY#?LV?DVVHUWHG???WKH?LQWHUIDFH?UHWXUQV?WR?WKH?,GOH?VWDWH?ZLWK?ERWK
FRAME#?DQG?IRDY#?GHDVVHUWHG?
3.2.2. Addressing
3&,?GHILQHV?WKUHH?SK\VLFDO?DGGUHVV?VSDFHV???7KH?0HPRU\?DQG?,?2?$GGUHVV?6SDFHV?DUH
FXVWRPDU\???7KH?&RQILJXUDWLRQ?$GGUHVV?6SDFH?KDV?EHHQ?GHILQHG?WR?VXSSRUW?3&,?KDUGZDUH
FRQILJXUDWLRQ???$FFHVVHV?WR?WKLV?VSDFH?DUH?IXUWKHU?GHVFULEHG?LQ?6HFWLRQ?????????
3&,?WDUJHWV??H[FHSW?KRVW?EXV?EULGJHV??DUH?UHTXLUHG?WR?LPSOHPHQW?%DVH?$GGUHVV?UHJLVWHU?V?
WR?UHTXHVW?D?UDQJH?RI?DGGUHVVHV?ZKLFK?FDQ?EH?XVHG?WR?SURYLGH?DFFHVV?WR?LQWHUQDO?UHJLVWHUV
RU?IXQFWLRQV??UHIHU?WR?&KDSWHU???IRU?PRUH?GHWDLOV????7KH?FRQILJXUDWLRQ?VRIWZDUH?XVHV?WKH
%DVH?$GGUHVV?UHJLVWHU?WR?GHWHUPLQH?KRZ?PXFK?VSDFH?D?GHYLFH?UHTXLUHV?LQ?D?JLYHQ?DGGUHVV
VSDFH?DQG?WKHQ?DVVLJQV??LI?SRVVLEOH??ZKHUH?LQ?WKDW?VSDFH?WKH?GHYLFH?ZLOO?UHVLGH?
Implementation Note: Device Address Space
,W?LV?KLJKO\?UHFRPPHQGHG??WKDW?D?GHYLFH?UHTXHVW??YLD?%DVH?$GGUHVV?UHJLVWHU?V???WKDW?LWV
LQWHUQDO?UHJLVWHUV?EH?PDSSHG?LQWR?0HPRU\?6SDFH?DQG?QRW?,?2?6SDFH???$OWKRXJK?WKH?XVH?RI
,?2?6SDFH?LV?DOORZHG??,?2?6SDFH?LV?OLPLWHG?DQG?KLJKO\?IUDJPHQWHG?LQ?3&?V\VWHPV?DQG?ZLOO
EHFRPH?PRUH?GLIILFXOW?WR?DOORFDWH?LQ?WKH?IXWXUH???5HTXHVWLQJ?0HPRU\?6SDFH?LQVWHDG?RI?,?2
6SDFH?DOORZV?D?GHYLFH?WR?EH?XVHG?LQ?D?V\VWHP?WKDW?GRHV?QRW?VXSSRUW?,?2?6SDFH???$?GHYLFH
PD\?PDS?LWV?LQWHUQDO?UHJLVWHU?LQWR?ERWK?0HPRU\?6SDFH?DQG?RSWLRQDOO\?,?2?6SDFH?E\?XVLQJ
WZR?%DVH?$GGUHVV?UHJLVWHUV??RQH?IRU?,?2?DQG?WKH?RWKHU?IRU?0HPRU\???7KH?V\VWHP
FRQILJXUDWLRQ?VRIWZDUH?ZLOO?DOORFDWH??LI?SRVVLEOH??VSDFH?WR?HDFK?%DVH?$GGUHVV?UHJLVWHU?
:KHQ?WKH?DJHQW¶V?GHYLFH?GULYHU?LV?FDOOHG??LW?GHWHUPLQHV?ZKLFK?DGGUHVV?VSDFH?LV?WR?EH?XVHG
WR?DFFHVV?WKH?GHYLFH???,I?WKH?SUHIHUUHG?DFFHVV?PHFKDQLVP?LV?,?2?6SDFH?DQG?WKH?,?2?%DVH
$GGUHVV?UHJLVWHU?ZDV?LQLWLDOL]HG??WKHQ?WKH?GULYHU?ZRXOG?DFFHVV?WKH?GHYLFH?XVLQJ?,?2?EXV
WUDQVDFWLRQV?WR?WKH?,?2?$GGUHVV?6SDFH?DVVLJQHG???2WKHUZLVH??WKH?GHYLFH?GULYHU?ZRXOG?EH
UHTXLUHG?WR?XVH?PHPRU\?DFFHVVHV?WR?WKH?DGGUHVV?VSDFH?GHILQHG?E\?WKH?0HPRU\?%DVH
$GGUHVV?UHJLVWHU???1RWH???%RWK?%DVH?$GGUHVV?UHJLVWHUV?SURYLGH?DFFHVV?WR?WKH?VDPH
UHJLVWHUV?LQWHUQDOO\?
:KHQ?D?WUDQVDFWLRQ?LV?LQLWLDWHG?RQ?WKH?LQWHUIDFH??HDFK?SRWHQWLDO?WDUJHW?FRPSDUHV?WKH
DGGUHVV?ZLWK?LWV?%DVH?$GGUHVV?UHJLVWHU?V??WR?GHWHUPLQH?LI?LW?LV?WKH?WDUJHW?RI?WKH?FXUUHQW
WUDQVDFWLRQ???,I?LW?LV?WKH?WDUJHW??WKH?GHYLFH?DVVHUWV?DEVSEL#?WR?FODLP?WKH?DFFHVV???)RU
PRUH?GHWDLOV?DERXW?DEVSEL#?JHQHUDWLRQ??UHIHU?WR?6HFWLRQ?????????+RZ?D?WDUJHW?FRPSOHWHV
DGGUHVV?GHFRGH?LQ?HDFK?DGGUHVV?VSDFH?LV?GLVFXVVHG?LQ?WKH?IROORZLQJ?VHFWLRQV?
Revision 2.2
28
3.2.2.1. I/O Space Decoding
,Q?WKH?,?2?$GGUHVV?6SDFH??DOO????AD?OLQHV?DUH?XVHG?WR?SURYLGH?D?IXOO?E\WH?DGGUHVV???7KH
PDVWHU?WKDW?LQLWLDWHV?DQ?,?2?WUDQVDFWLRQ?LV?UHTXLUHG?WR?HQVXUH?WKDW?AD[1::0]?LQGLFDWH?WKH
OHDVW?VLJQLILFDQW?YDOLG?E\WH?IRU?WKH?WUDQVDFWLRQ?
7KH?E\WH?HQDEOHV?LQGLFDWH?WKH?VL]H?RI?WKH?WUDQVIHU?DQG?WKH?DIIHFWHG?E\WHV?ZLWKLQ?WKH
’:25’?DQG?PXVW?EH?FRQVLVWHQW?ZLWK?AD[1::0]? 7DEOH?????LOOXVWUDWHV?WKH?YDOLG
FRPELQDWLRQV?IRU?AD[1::0]?DQG?WKH?E\WH?HQDEOHV?IRU?WKH?LQLWLDO?GDWD?SKDVH?
7DEOH???????%\WH?(QDEOHV?DQG?AD[1::0]?(QFRGLQJV
AD[1::0] 6WDUWLQJ?%\WH 9DOLG?BE#[3:0]
&RPELQDWLRQV
?? %\WH?? [[[??RU?????
?? %\WH?? [[???RU?????
?? %\WH?? [????RU?????
?? %\WH?? ?????RU?????
1RWH?LI?BE#[3::0]? ???????AD[1::0]?FDQ?KDYH?DQ\?YDOXH?
$?IXQFWLRQ?PD\?UHVWULFW?ZKDW?W\SH?RI?DFFHVV?HV??LW?VXSSRUWV?LQ?,?2?6SDFH???)RU?H[DPSOH??D
GHYLFH?PD\?UHVWULFW?LWV?GULYHU?WR?RQO\?DFFHVV?WKH?IXQFWLRQ?XVLQJ?E\WH??ZRUG??RU?’:25’
RSHUDWLRQV?DQG?LV?IUHH?WR?WHUPLQDWH?DOO?RWKHU?DFFHVVHV?ZLWK?7DUJHW?$ERUW???+RZ?D?GHYLFH
XVHV?AD[1::0]?DQG?BE#[3::0]?WR?GHWHUPLQH?ZKLFK?DFFHVVHV?YLRODWH?LWV?DGGUHVVLQJ
UHVWULFWLRQV?LV?LPSOHPHQWDWLRQ?VSHFLILF?
$?GHYLFH??RWKHU?WKDQ?DQ?H[SDQVLRQ?EXV?EULGJH??WKDW?FODLPV?OHJDF\?,?2?DGGUHVVHV?ZKHQHYHU
LWV?,?2?6SDFH?HQDEOH?ELW?LV?VHW??L?H???ZLWKRXW?WKH?XVH?RI?%DVH?$GGUHVV?5HJLVWHUV??LV?UHIHUUHG
WR?DV?D?OHJDF\?,?2?GHYLFH???/HJDF\?,?2?GHYLFHV?DUH?GLVFXVVHG?LQ?$SSHQGL[?*?
3.2.2.2. Memory Space Decoding
,Q?WKH?0HPRU\?$GGUHVV?6SDFH??WKH?AD[31::02]?EXV?SURYLGHV?D?’:25’?DOLJQHG?DGGUHVV?
AD[1::0]?DUH?QRW?SDUW?RI?WKH?DGGUHVV?GHFRGH???+RZHYHU??AD[1::0]?LQGLFDWH?WKH?RUGHU?LQ
ZKLFK?WKH?PDVWHU?LV?UHTXHVWLQJ?WKH?GDWD?WR?EH?WUDQVIHUUHG?
Revision 2.2
29
7DEOH?????OLVWV?WKH?EXUVW?RUGHULQJ?UHTXHVWHG?E\?WKH?PDVWHU?GXULQJ?0HPRU\?FRPPDQGV?DV
LQGLFDWHG?RQ?AD[1::0]?
7DEOH???????%XUVW?2UGHULQJ?(QFRGLQJ
AD1 AD0 Burst Order
0 0 Linear Incrementing
0 1 Reserved (disconnect after first data phase) 13
1 0 Cacheline Wrap mode
1 1 Reserved (disconnect after first data phase)
$OO?WDUJHWV?DUH?UHTXLUHG?WR?FKHFN?AD[1::0]?GXULQJ?D?PHPRU\?FRPPDQG?WUDQVDFWLRQ?DQG
HLWKHU?SURYLGH?WKH?UHTXHVWHG?EXUVW?RUGHU?RU?WHUPLQDWH?WKH?WUDQVDFWLRQ?ZLWK?’LVFRQQHFW?LQ
RQH?RI?WZR?ZD\V???7KH?WDUJHW?FDQ?XVH?’LVFRQQHFW?:LWK?’DWD?GXULQJ?WKH?LQLWLDO?GDWD?SKDVH
RU?’LVFRQQHFW?:LWKRXW?’DWD?IRU?WKH?VHFRQG?GDWD?SKDVH???:LWK?HLWKHU?WHUPLQDWLRQ??RQO\?D
VLQJOH?GDWD?SKDVH?WUDQVIHUV?GDWD???7KH?WDUJHW?LV?QRW?DOORZHG?WR?WHUPLQDWH?WKH?WUDQVDFWLRQ
ZLWK?5HWU\?VROHO\?EHFDXVH?LW?GRHV?QRW?VXSSRUW?D?VSHFLILF?EXUVW?RUGHU???,I?WKH?WDUJHW?GRHV?QRW
VXSSRUW?WKH?EXUVW?RUGHU?UHTXHVWHG?E\?WKH?PDVWHU??WKH?WDUJHW?PXVW?FRPSOHWH?RQH?GDWD?SKDVH
DQG?WKHQ?WHUPLQDWH?WKH?UHTXHVW?ZLWK?’LVFRQQHFW???7KLV?HQVXUHV?WKDW?WKH?WUDQVDFWLRQ?ZLOO
FRPSOHWH??DOEHLW?VORZO\??VLQFH?HDFK?UHTXHVW?ZLOO?FRPSOHWH?DV?D?VLQJOH?GDWD?SKDVH
WUDQVDFWLRQ????,I?D?WDUJHW?VXSSRUWV?EXUVWLQJ?RQ?WKH?EXV??WKH?WDUJHW?PXVW?VXSSRUW?WKH?OLQHDU
EXUVW?RUGHULQJ???6XSSRUW?IRU?FDFKHOLQH?ZUDS?LV?RSWLRQDO?
,Q?OLQHDU?EXUVW?RUGHU?PRGH??WKH?DGGUHVV?LV?DVVXPHG?WR?LQFUHPHQW?E\?RQH?’:25’??IRXU
E\WHV??IRU????ELW?WUDQVDFWLRQV?DQG?WZR?’:25’V??HLJKW?E\WHV??IRU????ELW?WUDQVDFWLRQV
DIWHU?HDFK?GDWD?SKDVH?XQWLO?WKH?WUDQVDFWLRQ?LV?WHUPLQDWHG??DQ?H[FHSWLRQ?LV?GHVFULEHG?LQ
6HFWLRQ?????????7UDQVDFWLRQV?XVLQJ?WKH?0HPRU\?:ULWH?DQG?,QYDOLGDWH?FRPPDQG?FDQ?RQO\
XVH?WKH?OLQHDU?LQFUHPHQWLQJ?EXUVW?PRGH?
$?FDFKHOLQH?ZUDS?EXUVW?PD\?EHJLQ?DW?DQ\?DGGUHVV?RIIVHW?ZLWKLQ?WKH?FDFKHOLQH???7KH?OHQJWK
RI?D?FDFKHOLQH?LV?GHILQHG?E\?WKH?&DFKHOLQH?6L]H?UHJLVWHU??UHIHU?WR?6HFWLRQ?????????LQ
&RQILJXUDWLRQ?6SDFH?ZKLFK?LV?LQLWLDOL]HG?E\?FRQILJXUDWLRQ?VRIWZDUH???7KH?DFFHVV?SURFHHGV
E\?LQFUHPHQWLQJ?RQH?’:25’?DGGUHVV??WZR?’:25’6?IRU?D????ELW?GDWD?WUDQVDFWLRQ?
XQWLO?WKH?HQG?RI?WKH?FDFKHOLQH?KDV?EHHQ?UHDFKHG??DQG?WKHQ?ZUDSV?WR?WKH?EHJLQQLQJ?RI?WKH
VDPH?FDFKHOLQH???,W?FRQWLQXHV?XQWLO?WKH?UHVW?RI?WKH?OLQH?KDV?EHHQ?WUDQVIHUUHG???)RU?H[DPSOH?
DQ?DFFHVV?ZKHUH?WKH?FDFKHOLQH?VL]H?LV????E\WHV??IRXU?’:25’V??DQG?WKH?WUDQVDFWLRQ
DGGUHVVHV?’:25’???K??WKH?VHTXHQFH?IRU?D????ELW?WUDQVDFWLRQ?ZRXOG?EH?
)LUVW?GDWD?SKDVH?LV?WR?’:25’???K
6HFRQG?GDWD?SKDVH?LV?WR?’:25’??&K??ZKLFK?LV?WKH?HQG?RI?WKH?FXUUHQW?FDFKHOLQH?
7KLUG?GDWD?SKDVH?LV?WR?’:25’???K??ZKLFK?LV?WKH?EHJLQQLQJ?RI?WKH?DGGUHVVHG
FDFKHOLQH?
/DVW?GDWD?SKDVH?LV?WR?’:25’???K??ZKLFK?FRPSOHWHV?DFFHVV?WR?WKH?HQWLUH?FDFKHOLQH?
13 This encoded value is reserved and cannot be assigned any “new” meaning for new designs. New
designs (master or targets) cannot use this encoding. Note that in an earlier version of this specification, this
encoding had meaning and there are masters that generate it and some targets may allow the transaction to
continue past the initial data phase.
Revision 2.2
30
,I?WKH?EXUVW?FRQWLQXHV?RQFH?D?FRPSOHWH?FDFKHOLQH?KDV?EHHQ?DFFHVVHG??WKH?EXUVW?FRQWLQXHV?DW
WKH?VDPH?’:25’?RIIVHW?RI?WKH?QH[W?FDFKHOLQH???&RQWLQXLQJ?WKH?EXUVW?RI?WKH?SUHYLRXV
H[DPSOH?ZRXOG?EH?
)LIWK?GDWD?SKDVH?LV?WR?’:25’???K
6L[WK?GDWD?SKDVH?LV?WR?’:25’??&K??ZKLFK?LV?WKH?HQG?RI?WKH?VHFRQG?FDFKHOLQH?
6HYHQWK?GDWD?SKDVH?LV?WR?’:25’???K??ZKLFK?LV?WKH?EHJLQQLQJ?RI?WKH?VHFRQG
FDFKHOLQH?
/DVW?GDWD?SKDVH?LV?WR?’:25’???K??ZKLFK?FRPSOHWHV?DFFHVV?WR?WKH?VHFRQG
FDFKHOLQH?
,I?D?WDUJHW?GRHV?QRW?LPSOHPHQW?WKH?&DFKHOLQH?6L]H?UHJLVWHU??WKH?WDUJHW?PXVW?VLJQDO
’LVFRQQHFW?ZLWK?RU?DIWHU?WKH?FRPSOHWLRQ?RI?WKH?ILUVW?GDWD?SKDVH?LI?&DFKHOLQH?:UDS?RU?D
UHVHUYHG?PRGH?LV?XVHG?
,I?D?PDVWHU?VWDUWV?ZLWK?RQH?EXUVW?RUGHULQJ??LW?FDQQRW?FKDQJH?WKH?EXUVW?RUGHULQJ?XQWLO?WKH
FXUUHQW?WUDQVDFWLRQ?HQGV??VLQFH?WKH?EXUVW?RUGHULQJ?LQIRUPDWLRQ?LV?SURYLGHG?RQ?AD[1::0]
GXULQJ?WKH?DGGUHVV?SKDVH?
$?GHYLFH?PD\?UHVWULFW?ZKDW?DFFHVV?JUDQXODULW\?LW?VXSSRUWV?LQ?0HPRU\?6SDFH???)RU
H[DPSOH??D?GHYLFH?PD\?UHVWULFW?LWV?GULYHU?WR?RQO\?DFFHVV?WKH?GHYLFH?XVLQJ?E\WH??ZRUG??RU
’:25’?RSHUDWLRQV?DQG?LV?IUHH?WR?WHUPLQDWH?DOO?RWKHU?DFFHVVHV?ZLWK?7DUJHW?$ERUW?
3.2.2.3. Configuration Space Decoding
(YHU\?GHYLFH??RWKHU?WKDQ?KRVW?EXV?EULGJHV??PXVW?LPSOHPHQW?&RQILJXUDWLRQ?$GGUHVV?6SDFH?
+RVW?EXV?EULGJHV?PD\?RSWLRQDOO\?LPSOHPHQW?&RQILJXUDWLRQ?$GGUHVV?6SDFH???,Q?WKH
&RQILJXUDWLRQ?$GGUHVV?6SDFH??HDFK?IXQFWLRQ?LV?DVVLJQHG?D?XQLTXH?????E\WH?VSDFH?WKDW?LV
DFFHVVHG?GLIIHUHQWO\?WKDQ?,?2?RU?0HPRU\?$GGUHVV?6SDFHV???&RQILJXUDWLRQ?UHJLVWHUV?DUH
GHVFULEHG?LQ?&KDSWHU?????7KH?IROORZLQJ?VHFWLRQV?GHVFULEH?
• &RQILJXUDWLRQ?FRPPDQGV??7\SH???DQG?7\SH???
• 6RIWZDUH?JHQHUDWLRQ?RI?FRQILJXUDWLRQ?FRPPDQGV
• 6RIWZDUH?JHQHUDWLRQ?RI?6SHFLDO?&\FOHV
• 6HOHFWLRQ?RI?D?GHYLFH¶V?&RQILJXUDWLRQ?6SDFH
• 6\VWHP?JHQHUDWLRQ?RI?IDSEL
3.2.2.3.1. Configuration Commands (Type 0 and Type 1)
%HFDXVH?RI?HOHFWULFDO?ORDGLQJ?LVVXHV??WKH?QXPEHU?RI?GHYLFHV?WKDW?FDQ?EH?VXSSRUWHG?RQ?D
JLYHQ?EXV?VHJPHQW?LV?OLPLWHG???7R?DOORZ?V\VWHPV?WR?EH?EXLOW?EH\RQG?D?VLQJOH?EXV?VHJPHQW?
3&,?WR?3&,?EULGJHV?DUH?GHILQHG???$?3&,?WR?3&,?EULGJH?UHTXLUHV?D?PHFKDQLVP?WR?NQRZ?KRZ
DQG?ZKHQ?WR?IRUZDUG?FRQILJXUDWLRQ?DFFHVVHV?WR?GHYLFHV?WKDW?UHVLGH?EHKLQG?WKH?EULGJH?
7R?VXSSRUW?KLHUDUFKLFDO?3&,?EXVHV??WZR?W\SHV?RI?FRQILJXUDWLRQ?WUDQVDFWLRQV?DUH?XVHG?
7KH\?KDYH?WKH?IRUPDWV?LOOXVWUDWHG?LQ?)LJXUH??????ZKLFK?VKRZV?WKH?LQWHUSUHWDWLRQ?RI?AD
OLQHV?GXULQJ?WKH?DGGUHVV?SKDVH?RI?D?FRQILJXUDWLRQ?WUDQVDFWLRQ?
Revision 2.2
31
? ?? ??
5HVHUYHG
?? ? ? ? ?
'HYLFH
1XPEHU
??
???%XV
1XPEHU
HJLVWHU?
??1XPEHU
)XQFWLRQ
?1XPEHU
? ??
? ?
HVHUYH
? ? ? ?
HJLVWHU?
??1XPEHU
)XQFWLRQ
?1XPEHU
?
??
?
?? ??
7\SH??
7\SH??
? ?
)LJXUH???????$GGUHVV?3KDVH?)RUPDWV?RI?&RQILJXUDWLRQ?7UDQVDFWLRQV
7\SH???DQG?7\SH???FRQILJXUDWLRQ?WUDQVDFWLRQV?DUH?GLIIHUHQWLDWHG?E\?WKH?YDOXHV?RQ
AD[1::0]???$?7\SH???FRQILJXUDWLRQ?WUDQVDFWLRQ??ZKHQ?AD[1::0]? ???????LV?XVHG?WR?VHOHFW
D?GHYLFH?RQ?WKH?EXV?ZKHUH?WKH?WUDQVDFWLRQ?LV?EHLQJ?UXQ???$?7\SH???FRQILJXUDWLRQ
WUDQVDFWLRQ??ZKHQ?AD[1::0]? ???????LV?XVHG?WR?SDVV?D?FRQILJXUDWLRQ?UHTXHVW?WR?DQRWKHU
EXV?VHJPHQW?
7KH?5HJLVWHU?1XPEHU?DQG?)XQFWLRQ?1XPEHU?ILHOGV?KDYH?WKH?VDPH?PHDQLQJ?IRU?ERWK
FRQILJXUDWLRQ?W\SHV??DQG?’HYLFH?1XPEHU?DQG?%XV?1XPEHU?DUH?XVHG?RQO\?LQ?7\SH??
WUDQVDFWLRQV???7DUJHWV?PXVW?LJQRUH?UHVHUYHG?ILHOGV?
5HJLVWHU
1XPEHU
LV?DQ?HQFRGHG?YDOXH?XVHG?WR?VHOHFW?D?’:25’?LQ?WKH
&RQILJXUDWLRQ?6SDFH?RI?WKH?LQWHQGHG?WDUJHW?
)XQFWLRQ
1XPEHU
LV?DQ?HQFRGHG?YDOXH?XVHG?WR?VHOHFW?RQH?RI?HLJKW?SRVVLEOH
IXQFWLRQV?RQ?D?PXOWLIXQFWLRQ?GHYLFH?
’HYLFH
1XPEHU
LV?DQ?HQFRGHG?YDOXH?XVHG?WR?VHOHFW?RQH?RI????GHYLFHV?RQ?D
JLYHQ?EXV????5HIHU?WR?6HFWLRQ????????????IRU?OLPLWDWLRQV?RQ
WKH?QXPEHU?RI?GHYLFHV?VXSSRUWHG??
%XV
1XPEHU
LV?DQ?HQFRGHG?YDOXH?XVHG?WR?VHOHFW???RI?????EXVHV?LQ?D
V\VWHP?
%ULGJHV??ERWK?KRVW?DQG?3&,?WR?3&,??WKDW?QHHG?WR?JHQHUDWH?D?7\SH???FRQILJXUDWLRQ
WUDQVDFWLRQ?XVH?WKH?’HYLFH?1XPEHU?WR?VHOHFW?ZKLFK?IDSEL?WR?DVVHUW???7KH?)XQFWLRQ
1XPEHU?LV?SURYLGHG?RQ?AD[10::08]???7KH?5HJLVWHU?1XPEHU?LV?SURYLGHG?RQ?AD[7::2]?
AD[1::0]?PXVW?EH??????IRU?D?7\SH???FRQILJXUDWLRQ?WUDQVDFWLRQ?
$?7\SH???FRQILJXUDWLRQ?WUDQVDFWLRQ?LV?QRW?SURSDJDWHG?EH\RQG?WKH?ORFDO?3&,?EXV?DQG?PXVW
EH?FODLPHG?E\?D?ORFDO?GHYLFH?RU?WHUPLQDWHG?ZLWK?0DVWHU?$ERUW?
,I?WKH?WDUJHW?RI?D?FRQILJXUDWLRQ?WUDQVDFWLRQ?UHVLGHV?RQ?DQRWKHU?EXV??QRW?WKH?ORFDO?EXV???D
7\SH???FRQILJXUDWLRQ?WUDQVDFWLRQ?PXVW?EH?XVHG???$OO?WDUJHWV?H[FHSW?3&,?WR?3&,?EULGJHV
LJQRUH?7\SH???FRQILJXUDWLRQ?WUDQVDFWLRQV???3&,?WR?3&,?EULGJHV?GHFRGH?WKH?%XV?1XPEHU
ILHOG?WR?GHWHUPLQH?LI?WKH?GHVWLQDWLRQ?EXV?RI?WKH?FRQILJXUDWLRQ?WUDQVDFWLRQ?UHVLGHV?EHKLQG
WKH?EULGJH???,I?WKH?%XV?1XPEHU?LV?QRW?IRU?D?EXV?EHKLQG?WKH?EULGJH??WKH?WUDQVDFWLRQ?LV
LJQRUHG???7KH?EULGJH?FODLPV?WKH?WUDQVDFWLRQ?LI?WKH?WUDQVDFWLRQ?LV?WR?D?EXV?EHKLQG?WKH
EULGJH???,I?WKH?%XV?1XPEHU?LV?QRW?WR?WKH?VHFRQGDU\?EXV?RI?WKH?EULGJH??WKH?WUDQVDFWLRQ?LV
VLPSO\?SDVVHG?WKURXJK?XQFKDQJHG???,I?WKH?%XV?1XPEHU?PDWFKHV?WKH?VHFRQGDU\?EXV
QXPEHU??WKH?EULGJH?FRQYHUWV?WKH?WUDQVDFWLRQ?LQWR?D?7\SH???FRQILJXUDWLRQ?WUDQVDFWLRQ???7KH
EULGJH?FKDQJHV?AD[1::0]?WR??????DQG?SDVVHV?AD[10::02]?WKURXJK?XQFKDQJHG???7KH
Revision 2.2
32
’HYLFH?1XPEHU?LV?GHFRGHG?WR?VHOHFW?RQH?RI????GHYLFHV?RQ?WKH?ORFDO?EXV???7KH?EULGJH
DVVHUWV?WKH?FRUUHFW?IDSEL?DQG?LQLWLDWHV?D?7\SH???FRQILJXUDWLRQ?WUDQVDFWLRQ???1RWH???3&,?
WR?3&,?EULGJHV?FDQ?DOVR?IRUZDUG?FRQILJXUDWLRQ?WUDQVDFWLRQV?XSVWUHDP??UHIHU?WR?WKH?3&,?WR?
3&,?%ULGJH?$UFKLWHFWXUH?6SHFLILFDWLRQ?IRU?PRUH?LQIRUPDWLRQ??
$?VWDQGDUG?H[SDQVLRQ?EXV?EULGJH?PXVW?QRW?IRUZDUG?D?FRQILJXUDWLRQ?WUDQVDFWLRQ?WR?DQ
H[SDQVLRQ?EXV?
3.2.2.3.2. Software Generation of Configuration Transactions
6\VWHPV?PXVW?SURYLGH?D?PHFKDQLVP?WKDW?DOORZV?VRIWZDUH?WR?JHQHUDWH?3&,?FRQILJXUDWLRQ
WUDQVDFWLRQV???7KLV?PHFKDQLVP?LV?W\SLFDOO\?ORFDWHG?LQ?WKH?KRVW?EULGJH???)RU?3&?$7
FRPSDWLEOH?V\VWHPV??WKH?PHFKDQLVP ?? ?IRU?JHQHUDWLQJ?FRQILJXUDWLRQ?WUDQVDFWLRQV?LV
GHILQHG?DQG?VSHFLILHG?LQ?WKLV?VHFWLRQ???$?GHYLFH?GULYHU?VKRXOG?XVH?WKH?$3,?SURYLGHG?E\?WKH
RSHUDWLQJ?V\VWHP?WR?DFFHVV?WKH?&RQILJXUDWLRQ?6SDFH?RI?LWV?GHYLFH?DQG?QRW?GLUHFWO\?E\?ZD\
RI?WKH?KDUGZDUH?PHFKDQLVP???)RU?RWKHU?V\VWHP?DUFKLWHFWXUHV??WKH?PHWKRG?RI?JHQHUDWLQJ
FRQILJXUDWLRQ?WUDQVDFWLRQV?LV?QRW?GHILQHG?LQ?WKLV?VSHFLILFDWLRQ?
7ZR?’:25’?,?2?ORFDWLRQV?DUH?XVHG?WR?JHQHUDWH?FRQILJXUDWLRQ?WUDQVDFWLRQV?IRU?3&?$7
FRPSDWLEOH?V\VWHPV???7KH?ILUVW?’:25’?ORFDWLRQ??&)?K??UHIHUHQFHV?D?UHDG?ZULWH?UHJLVWHU
WKDW?LV?QDPHG?&21),*B$’’5(66???7KH?VHFRQG?’:25’?DGGUHVV??&)&K??UHIHUHQFHV?D
UHDG?ZULWH?UHJLVWHU?QDPHG?&21),*B’$7$???7KH?&21),*B$’’5(66?UHJLVWHU?LV????ELWV
ZLWK?WKH?IRUPDW?VKRZQ?LQ?)LJXUH???????%LW????LV?DQ?HQDEOH?IODJ?IRU?GHWHUPLQLQJ?ZKHQ
DFFHVVHV?WR?&21),*B’$7$?DUH?WR?EH?WUDQVODWHG?WR?FRQILJXUDWLRQ?WUDQVDFWLRQV?RQ?WKH?3&,
EXV???%LWV????WR????DUH?UHVHUYHG??UHDG?RQO\??DQG?PXVW?UHWXUQ???V?ZKHQ?UHDG???%LWV???
WKURXJK????FKRRVH?D?VSHFLILF?3&,?EXV?LQ?WKH?V\VWHP???%LWV????WKURXJK????FKRRVH?D?VSHFLILF
GHYLFH?RQ?WKH?EXV???%LWV????WKURXJK???FKRRVH?D?VSHFLILF?IXQFWLRQ?LQ?D?GHYLFH??LI?WKH?GHYLFH
VXSSRUWV?PXOWLSOH?IXQFWLRQV????%LWV???WKURXJK???FKRRVH?D?’:25’?LQ?WKH?GHYLFH?V
&RQILJXUDWLRQ?6SDFH???%LWV???DQG???DUH?UHDG?RQO\?DQG?PXVW?UHWXUQ???V?ZKHQ?UHDG?
(QDEOH?ELW?????? ?HQDEOHG?????? ?GLVDEOHG?
0 31 10
5HVHUYHG
15 1 2 7 8
’HYLFH
1XPEHU
16
???%XV
1XPEHU
5HJLVWHU?
1XPEHU
)XQFWLRQ
1XPEHU
23 24 11
? ?
30
)LJXUH???????/D\RXW?RI?&21),*B$’’5(66?5HJLVWHU
$Q\WLPH?D?KRVW?EULGJH?VHHV?D?IXOO?’:25’?,?2?ZULWH?IURP?WKH?KRVW?WR
&21),*B$’’5(66??WKH?EULGJH?PXVW?ODWFK?WKH?GDWD?LQWR?LWV?&21),*B$’’5(66
UHJLVWHU???2Q?IXOO?’:25’?,?2?UHDGV?WR?&21),*B$’’5(66??WKH?EULGJH?PXVW?UHWXUQ?WKH
GDWD?LQ?&21),*B$’’5(66? ?? $Q\?RWKHU?W\SHV?RI?DFFHVVHV?WR?WKLV?DGGUHVV??QRQ?
’:25’??KDYH?QR?HIIHFW?RQ?&21),*B$’’5(66?DQG?DUH?H[HFXWHG?DV?QRUPDO?,?2
WUDQVDFWLRQV?RQ?WKH?3&,?EXV???7KHUHIRUH??WKH?RQO\?,?2?6SDFH?FRQVXPHG?E\?WKLV?UHJLVWHU?LV?D
’:25’?DW?WKH?JLYHQ?DGGUHVV???,?2?GHYLFHV?WKDW?VKDUH?WKH?VDPH?DGGUHVV?EXW?XVH?%<7(?RU
:25’?UHJLVWHUV?DUH?QRW?DIIHFWHG?EHFDXVH?WKHLU?WUDQVDFWLRQV?ZLOO?SDVV?WKURXJK?WKH?KRVW
EULGJH?XQFKDQJHG?
14 In versions 2.0 and 2.1 of this specification, two mechanisms were defined. However, only one
mechanism (Configuration Mechanism #1) was allowed for new designs and the other (Configuration
Mechanism #2) was included for reference.
Revision 2.2
33
:KHQ?D?KRVW?EULGJH?VHHV?DQ?,?2?DFFHVV?WKDW?IDOOV?LQVLGH?WKH?’:25’?EHJLQQLQJ?DW
&21),*B’$7$?DGGUHVV??LW?FKHFNV?WKH?(QDEOH?ELW?DQG?WKH?%XV?1XPEHU?LQ?WKH
&21),*B$’’5(66?UHJLVWHU???,I?(QDEOH?ELW?LV?VHW?DQG?WKH?%XV?1XPEHU?PDWFKHV?WKH
EULGJH?V?%XV?1XPEHU?RU?DQ\?%XV?1XPEHU?EHKLQG?WKH?EULGJH??D?FRQILJXUDWLRQ?F\FOH
WUDQVODWLRQ?PXVW?EH?GRQH?
7KHUH?DUH?WZR?W\SHV?RI?WUDQVODWLRQ?WKDW?WDNH?SODFH???7KH?ILUVW??7\SH????LV?D?WUDQVODWLRQ
ZKHUH?WKH?GHYLFH?EHLQJ?DGGUHVVHG?LV?RQ?WKH?3&,?EXV?FRQQHFWHG?WR?WKH?KRVW?EULGJH???7KH
VHFRQG??7\SH????RFFXUV?ZKHQ?WKH?GHYLFH?LV?RQ?DQRWKHU?EXV?VRPHZKHUH?EHKLQG?WKLV?EULGJH?
)RU?7\SH???WUDQVODWLRQV??VHH?)LJXUH???????WKH?KRVW?EULGJH?GRHV?D?GHFRGH?RI?WKH?’HYLFH
1XPEHU?ILHOG?WR?DVVHUW?WKH?DSSURSULDWH?IDSEL?OLQH ?? ?DQG?SHUIRUPV?D?FRQILJXUDWLRQ
WUDQVDFWLRQ?RQ?WKH?3&,?EXV?ZKHUH?AD[1::0]? ????????%LWV????????RI?&21),*B$’’5(66
DUH?FRSLHG?WR?AD[10::8]?RQ?WKH?3&,?EXV?DV?DQ?HQFRGHG?YDOXH?ZKLFK?LV?XVHG?E\
FRPSRQHQWV?WKDW?FRQWDLQ?PXOWLSOH?IXQFWLRQV???AD[7::2]?DUH?DOVR?FRSLHG?IURP?WKH
&21),*B$’’5(66?UHJLVWHU???)LJXUH?????VKRZV?WKH?WUDQVODWLRQ?IURP?WKH
&21),*B$’’5(66?UHJLVWHU?WR?AD?OLQHV?RQ?WKH?3&,?EXV?
0 0
Register
Number
Device
Number
Bus
Number
Reserved
? ? ? ? ?? ?? ?? ?? ?? ?? ?? ? ??
? ?? ??
Only One "1" 0 0
??
CONFIG_ADDRESS
PCI AD BUS
Function
Number
)LJXUH???????+RVW?%ULGJH?7UDQVODWLRQ?IRU?7\SH???&RQILJXUDWLRQ?7UDQVDFWLRQV?$GGUHVV?3KDVH
)RU?7\SH???WUDQVODWLRQV??WKH?KRVW?EULGJH?GLUHFWO\?FRSLHV?WKH?FRQWHQWV?RI?WKH
&21),*B$’’5(66?UHJLVWHU??H[FOXGLQJ?ELWV????DQG????RQWR?WKH?3&,?AD?OLQHV?GXULQJ?WKH
DGGUHVV?SKDVH?RI?D?FRQILJXUDWLRQ?WUDQVDFWLRQ?PDNLQJ?VXUH?WKDW?AD[1::0]?LV??????
,Q?ERWK?7\SH???DQG?7\SH???WUDQVODWLRQV??E\WH?HQDEOHV?IRU?WKH?GDWD?WUDQVIHUV?PXVW?EH
GLUHFWO\?FRSLHG?IURP?WKH?SURFHVVRU?EXV?
15 If the Device Number field selects an IDSEL line that the bridge does not implement, the bridge must
complete the processor access normally, dropping the data on writes and returning all ones on reads. The
bridge may optionally implement this requirement by performing a Type 0 configuration access with no
IDSEL asserted. This will terminate with Master-Abort which drops write data and returns all ones on
reads.
Revision 2.2
34
Implementation Note: Bus Numbers Registers and Peer Host
Bridges
)RU?KRVW?EULGJHV?WKDW?GR?QRW?VXSSRUW?SHHU?KRVW?EXVHV??WUDQVODWLQJ?FRQILJXUDWLRQ?DFFHVVHV
LQWR?FRQILJXUDWLRQ?WUDQVDFWLRQV?LV?VLPSOH???,I?WKH?%XV?1XPEHU?LQ?WKH?&21),*B$’’5(66
UHJLVWHU?LV?]HUR??D?7\SH???FRQILJXUDWLRQ?WUDQVODWLRQ?LV?XVHG???,I?WKH?%XV?1XPEHU?LQ?WKH
&21),*B$’’5(66?UHJLVWHU?LV?QRQ?]HUR??D?7\SH???FRQILJXUDWLRQ?WUDQVODWLRQ?LV?XVHG?
)RU?KRVW?EULGJHV?WKDW?VXSSRUW?SHHU?KRVW?EXVHV??RQH?SHHU?EULGJH?W\SLFDOO\?LV?GHVLJQDWHG?WR
DOZD\V?DFNQRZOHGJH?DFFHVVHV?WR?WKH?&21),*B$’’5(66?UHJLVWHU???2WKHU?SHHU?EULGJHV
ZRXOG?VQRRS?WKH?GDWD?ZULWWHQ?WR?WKLV?UHJLVWHU???$FFHVVHV?WR?WKH?&21),*B’$7$?UHJLVWHU
DUH?W\SLFDOO\?KDQGVKDNHQ?E\?WKH?EULGJH?GRLQJ?WKH?FRQILJXUDWLRQ?WUDQVODWLRQ?
+RVW?EULGJHV?WKDW?VXSSRUW?SHHU?KRVW?EXVHV?UHTXLUH?WZR?&RQILJXUDWLRQ?6SDFH?UHJLVWHUV
ZKRVH?FRQWHQWV?DUH?XVHG?WR?GHWHUPLQH?ZKHQ?WKH?EULGJH?GRHV?FRQILJXUDWLRQ?WUDQVDFWLRQ
WUDQVODWLRQ???2QH?UHJLVWHU??%XV?1XPEHU??VSHFLILHV?WKH?EXV?QXPEHU?RI?WKH?3&,?EXV?GLUHFWO\
EHKLQG?WKH?EULGJH??DQG?WKH?RWKHU?UHJLVWHU??6XERUGLQDWH?%XV?1XPEHU??VSHFLILHV?WKH?QXPEHU
RI?WKH?ODVW?KLHUDUFKLFDO?EXV?EHKLQG?WKH?EULGJH???$?3&,?WR?3&,?EULGJH?UHTXLUHV?DQ
DGGLWLRQDO?UHJLVWHU??ZKLFK?LV?LWV?3ULPDU\?%XV?1XPEHU????6\VWHP?FRQILJXUDWLRQ?VRIWZDUH?LV
UHVSRQVLEOH?IRU?LQLWLDOL]LQJ?WKHVH?UHJLVWHUV?WR?DSSURSULDWH?YDOXHV???7KH?KRVW?EULGJH
GHWHUPLQHV?WKH?FRQILJXUDWLRQ?WUDQVODWLRQ?W\SH????RU????EDVHG?RQ?WKH?YDOXH?RI?WKH?EXV
QXPEHU?LQ?WKH?&21),*B$’’5(66?UHJLVWHU???,I?WKH?%XV?1XPEHU?LQ?WKH
&21),*B$’’5(66?UHJLVWHU?PDWFKHV?WKH?%XV?1XPEHU?UHJLVWHU??D?7\SH???FRQILJXUDWLRQ
WUDQVDFWLRQ?LV?XVHG???,I?WKH?%XV?1XPEHU?LQ?&21),*B$’’5(66?LV?JUHDWHU?WKDQ?WKH?%XV
1XPEHU?UHJLVWHU?DQG?OHVV?WKDQ?RU?HTXDO?WR?WKH?6XERUGLQDWH?%XV?1XPEHU?UHJLVWHU??D?7\SH??
FRQILJXUDWLRQ?WUDQVDFWLRQ?LV?XVHG???,I?WKH?%XV?1XPEHU?LQ?&21),*B$’’5(66?LV?OHVV
WKDQ?WKH?%XV?1XPEHU?UHJLVWHU?RU?JUHDWHU?WKDQ?WKH?6XERUGLQDWH?%XV?1XPEHU?UHJLVWHU??WKH
FRQILJXUDWLRQ?WUDQVDFWLRQ?LV?DGGUHVVLQJ?D?EXV?WKDW?LV?QRW?LPSOHPHQWHG?RU?LV?EHKLQG?VRPH
RWKHU?KRVW?EULGJH?DQG?LV?LJQRUHG?
3.2.2.3.3. Software Generation of Special Cycles
7KLV?VHFWLRQ?GHILQHV?KRZ?D?KRVW?EULGJH?LQ?D?3&?$7?FRPSDWLEOH?V\VWHPV?PD\?RSWLRQDOO\
LPSOHPHQW?WKH?FRQILJXUDWLRQ?PHFKDQLVP?IRU?DFFHVVLQJ?&RQILJXUDWLRQ?6SDFH?WR?DOORZ
VRIWZDUH?WR?JHQHUDWH?D?WUDQVDFWLRQ?WKDW?XVHV?D?6SHFLDO?&\FOH?FRPPDQG???+RVW?EULGJHV?DUH
QRW?UHTXLUHG?WR?SURYLGH?D?PHFKDQLVP?IRU?DOORZLQJ?VRIWZDUH?WR?JHQHUDWH?D?WUDQVDFWLRQ
XVLQJ?D?6SHFLDO?&\FOH?FRPPDQG?
:KHQ?WKH?&21),*B$’’5(66?UHJLVWHU?LV?ZULWWHQ?ZLWK?D?YDOXH?VXFK?WKDW?WKH?%XV
1XPEHU?PDWFKHV?WKH?EULGJH?V?EXV?QXPEHU??WKH?’HYLFH?1XPEHU?LV?DOO???V??WKH?)XQFWLRQ
1XPEHU?LV?DOO???V??DQG?WKH?5HJLVWHU?1XPEHU?KDV?D?YDOXH?RI?]HUR??WKHQ?WKH?EULGJH?LV?SULPHG
WR?JHQHUDWH?D?WUDQVDFWLRQ?XVLQJ?D?6SHFLDO?&\FOH?FRPPDQG?WKH?QH[W?WLPH?WKH
&21),*B’$7$?UHJLVWHU?LV?ZULWWHQ???:KHQ?WKH?&21),*B’$7$?UHJLVWHU?LV?ZULWWHQ??WKH
EULGJH?JHQHUDWHV?D?WUDQVDFWLRQ?WKDW?XVHV?D?6SHFLDO?&\FOH?FRPPDQG?HQFRGLQJ??UDWKHU?WKDQ
&RQILJXUDWLRQ?:ULWH?FRPPDQG??RQ?WKH?C/BE[3::0]#?SLQV?GXULQJ?WKH?DGGUHVV?SKDVH?DQG
GULYHV?WKH?GDWD?IURP?WKH?,?2?ZULWH?RQWR?AD[31::00]?GXULQJ?WKH?ILUVW?GDWD?SKDVH???$IWHU
&21),*B$’’5(66?KDV?EHHQ?VHW?XS?WKLV?ZD\??UHDGV?WR?&21),*B’$7$?KDYH
XQGHILQHG?UHVXOWV???,Q?RQH?SRVVLEOH?LPSOHPHQWDWLRQ??WKH?EULGJH?FDQ?WUHDW?LW?DV?D?QRUPDO
FRQILJXUDWLRQ?RSHUDWLRQ??L?H???JHQHUDWH?D?7\SH???FRQILJXUDWLRQ?WUDQVDFWLRQ?RQ?WKH?3&,
EXV????7KLV?ZLOO?WHUPLQDWH?ZLWK?D?0DVWHU?$ERUW?DQG?WKH?SURFHVVRU?ZLOO?KDYH?DOO???V
UHWXUQHG?
Revision 2.2
35
,I?WKH?%XV?1XPEHU?ILHOG?RI?&21),*B$’’5(66?GRHV?QRW?PDWFK?WKH?EULGJH?V?EXV
QXPEHU??WKHQ?WKH?EULGJH?SDVVHV?WKH?ZULWH?WR?&21),*B’$7$ ? RQ?WKURXJK?WR?3&,?DV?D
7\SH???FRQILJXUDWLRQ?WUDQVDFWLRQ?MXVW?OLNH?DQ\?RWKHU?WLPH?WKH?EXV?QXPEHUV?GR?QRW?PDWFK?
3.2.2.3.4. Selection of a Device’s Configuration Space
$FFHVVHV?LQ?WKH?&RQILJXUDWLRQ?$GGUHVV?6SDFH?UHTXLUH?GHYLFH?VHOHFWLRQ?GHFRGLQJ?WR?EH
GRQH?H[WHUQDOO\?DQG?WR?EH?VLJQDOHG?WR?WKH?GHYLFH?YLD?LQLWLDOL]DWLRQ?GHYLFH?VHOHFW??RU
IDSEL??ZKLFK?IXQFWLRQV?DV?D?FODVVLFDO?‡FKLS?VHOHFW·?VLJQDO???(DFK?GHYLFH?KDV?LWV?RZQ
IDSEL?LQSXW??H[FHSW?IRU?KRVW?EXV?EULGJHV??ZKLFK?DUH?SHUPLWWHG?WR?LPSOHPHQW?WKHLU
LQLWLDOL]DWLRQ?GHYLFH?VHOHFWLRQ?LQWHUQDOO\??
’HYLFHV?WKDW?UHVSRQG?WR?7\SH???FRQILJXUDWLRQ?F\FOHV?DUH?VHSDUDWHG?LQWR?WZR?W\SHV?DQG?DUH
GLIIHUHQWLDWHG?E\?DQ?HQFRGLQJ?LQ?WKH?&RQILJXUDWLRQ?6SDFH?KHDGHU???7KH?ILUVW?W\SH??VLQJOH?
IXQFWLRQ?GHYLFH??LV?GHILQHG?IRU?EDFNZDUG?FRPSDWLELOLW\?DQG?RQO\?XVHV?LWV?IDSEL?SLQ?DQG
AD[1::0]?WR?GHWHUPLQH?ZKHWKHU?RU?QRW?WR?UHVSRQG?
$?VLQJOH?IXQFWLRQ?GHYLFH?DVVHUWV?DEVSEL#?WR?FODLP?D?FRQILJXUDWLRQ?WUDQVDFWLRQ?ZKHQ?
• D?FRQILJXUDWLRQ?FRPPDQG?LV?GHFRGHG?
• WKH?GHYLFH¶V?IDSEL?LV?DVVHUWHG??DQG
• AD[1::0]?LV???????7\SH???&RQILJXUDWLRQ?&RPPDQG??GXULQJ?WKH?$GGUHVV?3KDVH?
2WKHUZLVH??WKH?GHYLFH?LJQRUHV?WKH?FXUUHQW?WUDQVDFWLRQ???$?VLQJOH?IXQFWLRQ?GHYLFH?PD\
RSWLRQDOO\?UHVSRQG?WR?DOO?IXQFWLRQ?QXPEHUV?DV?WKH?VDPH?IXQFWLRQ?RU?PD\?GHFRGH?WKH
)XQFWLRQ?1XPEHU?ILHOG??AD[10::08]??DQG?UHVSRQG?RQO\?WR?IXQFWLRQ???DQG?QRW?UHVSRQG
?0DVWHU?$ERUW?WHUPLQDWLRQ??WR?WKH?RWKHU?IXQFWLRQ?QXPEHUV?
7KH?VHFRQG?W\SH?RI?GHYLFH??PXOWL?IXQFWLRQ?GHYLFH??GHFRGHV?WKH?)XQFWLRQ?1XPEHU?ILHOG
AD[10::08]?WR?VHOHFW?RQH?RI?HLJKW?SRVVLEOH?IXQFWLRQV?RQ?WKH?GHYLFH?ZKHQ?GHWHUPLQLQJ
ZKHWKHU?RU?QRW?WR?UHVSRQG???0XOWL?IXQFWLRQ?GHYLFHV?DUH?UHTXLUHG?WR?GR?D?IXOO?GHFRGH?RQ
AD[10::08]?DQG?RQO\?UHVSRQG?WR?WKH?FRQILJXUDWLRQ?F\FOH?LI?WKH\?KDYH?LPSOHPHQWHG?WKH
&RQILJXUDWLRQ?6SDFH?UHJLVWHUV?IRU?WKH?VHOHFWHG?IXQFWLRQ???7KH\?PXVW?QRW?UHVSRQG??0DVWHU?
$ERUW?WHUPLQDWLRQ??WR?XQLPSOHPHQWHG?IXQFWLRQ?QXPEHUV???7KH\?DUH?DOVR?UHTXLUHG?WR
DOZD\V?LPSOHPHQW?IXQFWLRQ???LQ?WKH?GHYLFH???,PSOHPHQWLQJ?RWKHU?IXQFWLRQV?LV?RSWLRQDO?DQG
PD\?EH?DVVLJQHG?LQ?DQ\?RUGHU??L?H???D?WZR?IXQFWLRQ?GHYLFH?PXVW?UHVSRQG?WR?IXQFWLRQ???EXW
FDQ?FKRRVH?DQ\?RI?WKH?RWKHU?SRVVLEOH?IXQFWLRQ?QXPEHUV???????IRU?WKH?VHFRQG?IXQFWLRQ??
,I?D?GHYLFH?LPSOHPHQWV?PXOWLSOH?LQGHSHQGHQW?IXQFWLRQV??LW?DVVHUWV?DEVSEL#?WR?FODLP?D
FRQILJXUDWLRQ?WUDQVDFWLRQ?ZKHQ?
• D?FRQILJXUDWLRQ?FRPPDQG?LV?GHFRGHG?
• WKH?WDUJHW¶V?IDSEL?LV?DVVHUWHG?
• AD[1::0]?LV???????DQG
• AD[10::08]?PDWFK?D?IXQFWLRQ?WKDW?LV?LPSOHPHQWHG?
2WKHUZLVH??WKH?WUDQVDFWLRQ?LV?LJQRUHG???)RU?H[DPSOH??LI?IXQFWLRQV???DQG???DUH?LPSOHPHQWHG
?IXQFWLRQV???WKURXJK???DQG???WKURXJK???DUH?QRW???WKH?GHYLFH?ZRXOG?DVVHUW?DEVSEL#?IRU?D
FRQILJXUDWLRQ?WUDQVDFWLRQ?LQ?ZKLFK?IDSEL?LV?DVVHUWHG?DQG?AD[1::0]?DUH????DQG
AD[10::08]?PDWFKHV?????RU???????AD[31::11]?DUH?LJQRUHG?E\?D?PXOWL?IXQFWLRQ?GHYLFH
GXULQJ?DQ?DFFHVV?RI?LWV?FRQILJXUDWLRQ?UHJLVWHUV?
7KH?RUGHU?LQ?ZKLFK?FRQILJXUDWLRQ?VRIWZDUH?SUREHV?GHYLFHV?UHVLGLQJ?RQ?D?EXV?VHJPHQW?LV
QRW?VSHFLILHG???7\SLFDOO\??FRQILJXUDWLRQ?VRIWZDUH?HLWKHU?VWDUWV?ZLWK?’HYLFH?1XPEHU???DQG
ZRUNV?XS?RU?VWDUWV?DW?’HYLFH?1XPEHU????DQG?ZRUNV?GRZQ???,I?D?VLQJOH?IXQFWLRQ?GHYLFH?LV
GHWHFWHG??L?H???ELW???LQ?WKH?+HDGHU?7\SH?UHJLVWHU?RI?IXQFWLRQ???LV?????QR?PRUH?IXQFWLRQV?IRU
Revision 2.2
36
WKDW?’HYLFH?1XPEHU?ZLOO?EH?FKHFNHG???,I?D?PXOWL?IXQFWLRQ?GHYLFH?LV?GHWHFWHG??L?H???ELW???LQ
WKH?+HDGHU?7\SH?UHJLVWHU?RI?IXQFWLRQ???LV?????WKHQ?DOO?UHPDLQLQJ?)XQFWLRQ?1XPEHUV?ZLOO
EH?FKHFNHG?
2QFH?D?IXQFWLRQ?KDV?EHHQ?VHOHFWHG??LW?XVHV?AD[7::2] WR?DGGUHVV?D?’:25’?DQG?WKH?E\WH
HQDEOHV?WR?GHWHUPLQH?ZKLFK?E\WHV?ZLWKLQ?WKH?DGGUHVVHG?’:25’?DUH?EHLQJ?DFFHVVHG???$
IXQFWLRQ?PXVW?QRW?UHVWULFW?WKH?VL]H?RI?WKH?DFFHVV?LW?VXSSRUWV?LQ?&RQILJXUDWLRQ?6SDFH???7KH
FRQILJXUDWLRQ?FRPPDQGV??OLNH?RWKHU?FRPPDQGV??DOORZ?GDWD?WR?EH?DFFHVVHG?XVLQJ?DQ\
FRPELQDWLRQ?RI?E\WHV??LQFOXGLQJ?D?E\WH??ZRUG??’:25’??RU?QRQ?FRQWLJXRXV?E\WHV??DQG
PXOWLSOH?GDWD?SKDVHV?LQ?D?EXUVW???7KH?WDUJHW?LV?UHTXLUHG?WR?KDQGOH?DQ\?FRPELQDWLRQ?RI?E\WH
HQDEOHV???+RZHYHU??LW?LV?QRW?UHTXLUHG?WR?KDQGOH?D?FRQILJXUDWLRQ?WUDQVDFWLRQ?WKDW?FRQVLVWV?RI
PXOWLSOH?GDWD?SKDVHV???,I?D?FRQILJXUDWLRQ?WUDQVDFWLRQ?FRQVLVWV?RI?PRUH?WKDQ?D?VLQJOH?GDWD
SKDVH??WKH?WDUJHW?LV?SHUPLWWHG?WR?WHUPLQDWH?WKH?UHTXHVW?ZLWK?’LVFRQQHFW???7KLV?LV?QRW
VXIILFLHQW?FDXVH?IRU?WKH?WDUJHW?WR?WHUPLQDWH?WKH?WUDQVDFWLRQ?ZLWK?7DUJHW?$ERUW??VLQFH?WKLV?LV
QRW?DQ?HUURU?FRQGLWLRQ?
,I?D?FRQILJXUDWLRQ?WUDQVDFWLRQ?KDV?PXOWLSOH?GDWD?SKDVHV??EXUVW???OLQHDU?EXUVW?RUGHULQJ?LV?WKH
RQO\?DGGUHVVLQJ?PRGH?DOORZHG??VLQFH?AD[1::0]?FRQYH\?FRQILJXUDWLRQ?WUDQVDFWLRQ?W\SH
DQG?QRW?D?EXUVW?DGGUHVVLQJ?PRGH?OLNH?0HPRU\?DFFHVVHV???7KH?LPSOLHG?DGGUHVV?RI?HDFK
VXEVHTXHQW?GDWD?SKDVH?LV?RQH?’:25’?ODUJHU?WKDQ?WKH?SUHYLRXV?GDWD?SKDVH???)RU?H[DPSOH?
D?WUDQVDFWLRQ?VWDUWV?ZLWK?AD[7::2] HTXDO?WR????????[[E??WKH?VHTXHQFH?RI?D?EXUVW?ZRXOG
EH??????????[[E?????????[[E?????????[[E?????????[[E??ZKHUH?[[?LQGLFDWH?ZKHWKHU?WKH
WUDQVDFWLRQ?LV?D?7\SH????RU?7\SH????FRQILJXUDWLRQ?WUDQVDFWLRQ????7KH?UHVW?RI?WKH
WUDQVDFWLRQ?LV?WKH?VDPH?DV?RWKHU?FRPPDQGV?LQFOXGLQJ?DOO?WHUPLQDWLRQ?VHPDQWLFV?
1RWH???7KH?3&,?WR?3&,?%ULGJH?$UFKLWHFWXUH?6SHFLILFDWLRQ?UHVWULFWV?7\SH???FRQILJXUDWLRQ
WUDQVDFWLRQV?WKDW?DUH?FRQYHUWHG?LQWR?D?WUDQVDFWLRQ?WKDW?XVHV?D?6SHFLDO?&\FOH?FRPPDQG?WR?D
VLQJOH?GDWD?SKDVH??QR?6SHFLDO?&\FOH?EXUVWV??
,I?QR?DJHQW?UHVSRQGV?WR?D?FRQILJXUDWLRQ?WUDQVDFWLRQ??WKH?UHTXHVW?LV?WHUPLQDWHG?YLD?0DVWHU?
$ERUW??UHIHU?WR?6HFWLRQ???????????
3.2.2.3.5. System Generation of IDSEL
([DFWO\?KRZ?WKH?IDSEL?SLQ?LV?GULYHQ?LV?OHIW?WR?WKH?GLVFUHWLRQ?RI?WKH?KRVW?PHPRU\?EULGJH
RU?V\VWHP?GHVLJQHU???7KLV?VLJQDO?KDV?EHHQ?GHVLJQHG?WR?DOORZ?LWV?FRQQHFWLRQ?WR?RQH?RI?WKH
XSSHU????DGGUHVV?OLQHV??ZKLFK?DUH?QRW?RWKHUZLVH?XVHG?LQ?D?FRQILJXUDWLRQ?DFFHVV?
+RZHYHU??WKHUH?LV?QR?VSHFLILHG?ZD\?RI?GHWHUPLQLQJ?IDSEL?IURP?WKH?XSSHU????DGGUHVV
ELWV???7KHUHIRUH??WKH?IDSEL?SLQ?PXVW?EH?VXSSRUWHG?E\?DOO?WDUJHWV???’HYLFHV?PXVW?QRW?PDNH
DQ?LQWHUQDO?FRQQHFWLRQ?EHWZHHQ?DQ?AD?OLQH?DQG?DQ?LQWHUQDO?IDSEL?VLJQDO?LQ?RUGHU?WR?VDYH
D?SLQ???7KH?RQO\?H[FHSWLRQ?LV?WKH?KRVW?EULGJH??VLQFH?LW?GHILQHV?KRZ?IDSELV?DUH?PDSSHG?
IDSEL?JHQHUDWLRQ?EHKLQG?D?3&,?WR?3&,?EULGJH?LV?VSHFLILHG?LQ?WKH?3&,?WR?3&,?%ULGJH
$UFKLWHFWXUH?6SHFLILFDWLRQ?
7KH?ELQGLQJ?EHWZHHQ?D?GHYLFH?QXPEHU?LQ?WKH?&21),*B$’’5(66?UHJLVWHU?RI?3&?$7
FRPSDWLEOH?V\VWHP?DQG?WKH?JHQHUDWLRQ?RI?DQ?IDSEL?LV?QRW?VSHFLILHG???7KHUHIRUH??%,26
PXVW?VFDQ?DOO????GHYLFH?QXPEHUV?WR?HQVXUH?DOO?FRPSRQHQWV?DUH?ORFDWHG???1RWH??7KH
KDUGZDUH?WKDW?FRQYHUWV?WKH?GHYLFH?QXPEHU?WR?DQ?IDSEL?LV?UHTXLUHG?WR?HQVXUH?WKDW?RQO\?D
VLQJOH?XQLTXH?IDSEL?OLQH?LV?DVVHUWHG?IRU?HDFK?GHYLFH?QXPEHU???&RQILJXUDWLRQ?WUDQVDFWLRQV
WKDW?DUH?QRW?FODLPHG?E\?D?GHYLFH?DUH?WHUPLQDWHG?ZLWK?0DVWHU?$ERUW???7KH?PDVWHU?WKDW
LQLWLDWHG?WKLV?WUDQVDFWLRQ?VHWV?WKH?UHFHLYHG?0DVWHU?$ERUW?ELW?LQ?WKH?6WDWXV?UHJLVWHU?
Revision 2.2
37
Implementation Note: System Generation of IDSEL
+RZ?D?V\VWHP?JHQHUDWHV?IDSEL?LV?V\VWHP?VSHFLILF??KRZHYHU??LI?QR?RWKHU?PDSSLQJ?LV
UHTXLUHG??WKH?IROORZLQJ?H[DPSOH?PD\?EH?XVHG???7KH?IDSEL?VLJQDO?DVVRFLDWHG?ZLWK?’HYLFH
1XPEHU???LV?FRQQHFWHG?WR?AD[16]??IDSEL?RI?’HYLFH?1XPEHU???LV?FRQQHFWHG?WR?AD[17]?
DQG?VR?IRUWK?XQWLO?IDSEL?RI?’HYLFH?1XPEHU????LV?FRQQHFWHG?WR?AD[31]???)RU?’HYLFH
1XPEHUV????????WKH?KRVW?EULGJH?VKRXOG?H[HFXWH?WKH?WUDQVDFWLRQ?EXW?QRW?DVVHUW?DQ\?RI?WKH
AD[31::16]?OLQHV?EXW?DOORZ?WKH?DFFHVV?WR?EH?WHUPLQDWHG?ZLWK?0DVWHU?$ERUW?
7ZHQW\?RQH?GLIIHUHQW?GHYLFHV?FDQ?EH?XQLTXHO\?VHOHFWHG?IRU?FRQILJXUDWLRQ?DFFHVVHV?E\
FRQQHFWLQJ?D?GLIIHUHQW?DGGUHVV?OLQH?WR?HDFK?GHYLFH?DQG?DVVHUWLQJ?RQH?RI?WKH?AD[31::11]
OLQHV?DW?D?WLPH???7KH?LVVXH?ZLWK?FRQQHFWLQJ?RQH?RI?WKH?XSSHU????AD?OLQHV?WR?IDSEL?LV?DQ
DGGLWLRQDO?ORDG?RQ?WKH?AD?OLQH???7KLV?FDQ?EH?PLWLJDWHG?E\?UHVLVWLYHO\?FRXSOLQJ?IDSEL?WR
WKH?DSSURSULDWH?AD?OLQH???7KLV?GRHV??KRZHYHU??FUHDWH?D?YHU\?VORZ?VOHZ?UDWH?RQ?IDSEL?
FDXVLQJ?LW?WR?EH?LQ?DQ?LQYDOLG?ORJLF?VWDWH?PRVW?RI?WKH?WLPH??DV?VKRZQ?LQ?)LJXUH?????ZLWK?WKH
?;;;;??PDUNV???+RZHYHU??VLQFH?LW?LV?RQO\?XVHG?RQ?WKH?DGGUHVV?SKDVH?RI?D?7\SH??
FRQILJXUDWLRQ?WUDQVDFWLRQ??WKH?DGGUHVV?EXV?FDQ?EH?SUH?GULYHQ?D?IHZ?FORFNV?EHIRUH
FRAME# ?? ??WKXV?JXDUDQWHHLQJ?IDSEL?WR?EH?VWDEOH?ZKHQ?LW?QHHGV?WR?EH?VDPSOHG???3UH?
GULYLQJ?WKH?DGGUHVV?EXV?LV?HTXLYDOHQW?WR?DGGUHVV?VWHSSLQJ?DV?GLVFXVVHG?LQ?6HFWLRQ???????
1RWH?WKDW?LI?UHVLVWLYH?FRXSOLQJ?LV?XVHG??WKH?EULGJH?WKDW?JHQHUDWHV?WKH?FRQILJXUDWLRQ
WUDQVDFWLRQ?LV?UHTXLUHG?WR?XVH?DGGUHVV?VWHSSLQJ?RU?HQVXUH?WKDW?WKH?FORFN?SHULRG?LV
VXIILFLHQWO\?ORQJ?WR?DOORZ?IDSEL?WR?EHFRPH?VWDEOH?EHIRUH?LQLWLDWLQJ?WKH?FRQILJXUDWLRQ
WUDQVDFWLRQ???)RU?DOO?RWKHU?F\FOHV??IDSEL?LV?XQGHILQHG?DQG?PD\?EH?DW?D?QRQ?GHWHUPLQLVWLF
OHYHO?GXULQJ?WKH?DGGUHVV?SKDVH?
16 The number of clocks the address bus should be pre-driven is determined from the RC time constant on
IDSEL.
Revision 2.2
38
FRAME#
CLK
TRDY#
IRDY#
AD
C/BE#
ADDRESS
BE#'s
DATA
CFG-RD
IDSEL
1 2 3 4 5 6
DEVSEL#
)LJXUH???????&RQILJXUDWLRQ?5HDG
3.2.3. Byte Lane and Byte Enable Usage
7KH?EXV?SURWRFRO?GRHV?QRW?VXSSRUW?DXWRPDWLF?EXV?VL]LQJ?RQ?UHTXHVWV?RI?D?’:25’?RU?OHVV?
?$XWRPDWLF?EXV?VL]LQJ?DOORZV?D?GHYLFH?WR?UHTXHVW?WKH?PDVWHU?RI?WKH?FXUUHQW?WUDQVDFWLRQ?WR
EUHDN?WKH?DFFHVV?LQWR?VPDOOHU?SLHFHV?IRU?WKH?WDUJHW?WR?FRPSOHWH???)RU?H[DPSOH??DQ???ELW
GHYLFH?WKDW?LV?DFFHVVHG?ZLWK?D????ELW?UHTXHVW?FRXOG?WUDQVIHU?WKH?ORZHU???ELWV?DQG?UHTXLUH
WKH?PDVWHU?WR?PRYH?WKH?XSSHU???ELWV??RI?WKH????ELW?DFFHVV??GRZQ?WR?WKH?ORZHU?E\WH?ODQH?WR
FRPSOHWH?WKH?UHTXHVW????6LQFH?DOO?3&,?GHYLFHV?FRQQHFW?WR?WKH?ORZHU????ELWV?IRU?DGGUHVV
GHFRGH??WKH?GHYLFH?LWVHOI?LV?UHTXLUHG?WR?SURYLGH?WKLV?E\WH?VWHHULQJ?ZKHQ?UHTXLUHG??RU?WKH
GULYHU?LV?UHTXLUHG?WR?SODFH?WKH?GDWD?RQ?WKH?FRUUHFW?E\WH???,Q?JHQHUDO??VRIWZDUH?LV?DZDUH?RI
WKH?FKDUDFWHULVWLFV?RI?WKH?WDUJHW?GHYLFH?DQG?RQO\?LVVXHV?DSSURSULDWH?OHQJWK?DFFHVVHV?
7KH?EXV?SURWRFRO?UHTXLUHV?DXWRPDWLF?EXV?VL]LQJ?LI?D?PDVWHU?UHTXHVWV?D????ELW?GDWD?WUDQVIHU
WR?D????ELW?WDUJHW???,Q?WKLV?FDVH??WKH?WDUJHW?GRHV?QRW?LQGLFDWH?WKDW?LW?FDQ?GR?D????ELW?GDWD
WUDQVIHU??DQG?WKH?PDVWHU?LV?UHTXLUHG?WR?FRPSOHWH?WKH?FXUUHQW?WUDQVDFWLRQ?XVLQJ????ELW?GDWD
WUDQVIHUV???)RU?PRUH?GHWDLOV?DERXW????ELW?GDWD?WUDQVDFWLRQV??UHIHU?WR?6HFWLRQ?????
7KH?E\WH?HQDEOHV?DORQH?DUH?XVHG?WR?GHWHUPLQH?ZKLFK?E\WH?ODQHV?FDUU\?PHDQLQJIXO?GDWD?
7KH?E\WH?HQDEOHV?DUH?IUHH?WR?FKDQJH?EHWZHHQ?GDWD?SKDVHV?EXW?PXVW?EH?YDOLG?RQ?WKH?FORFN
WKDW?VWDUWV?HDFK?GDWD?SKDVH?DQG?PXVW?VWD\?YDOLG?IRU?WKH?HQWLUH?GDWD?SKDVH???,Q?)LJXUH?????
GDWD?SKDVHV?EHJLQ?RQ?FORFNV???????DQG??????&KDQJLQJ?E\WH?HQDEOHV?GXULQJ?D?UHDG?EXUVW
WUDQVDFWLRQ?LV?JHQHUDOO\?QRW?XVHIXO??EXW?LV?SHUPLWWHG????7KH?PDVWHU?LV?IUHH?WR?FKDQJH?WKH
E\WH?HQDEOHV?RQ?HDFK?QHZ?GDWD?SKDVH??DOWKRXJK?WKH?UHDG?GLDJUDP?GRHV?QRW?VKRZ?WKLV????,I
WKH?PDVWHU?FKDQJHV?E\WH?HQDEOHV?RQ?D?UHDG?WUDQVDFWLRQ??LW?GRHV?VR?ZLWK?WKH?VDPH?WLPLQJ?DV
ZRXOG?EH?XVHG?LQ?D?ZULWH?WUDQVDFWLRQ???,I?E\WH?HQDEOHV?DUH?LPSRUWDQW?IRU?WKH?WDUJHW?RQ?D
UHDG?WUDQVDFWLRQ??WKH?WDUJHW?PXVW?ZDLW?IRU?WKH?E\WH?HQDEOHV?WR?EH?YDOLG?RQ?HDFK?GDWD?SKDVH
Revision 2.2
39
EHIRUH?FRPSOHWLQJ?WKH?WUDQVIHU??RWKHUZLVH??LW?PXVW?UHWXUQ?DOO?E\WHV???1RWH???%\WH?HQDEOHV
DUH?YDOLG?GXULQJ?WKH?HQWLUH?GDWD?SKDVH?LQGHSHQGHQW?RI?WKH?VWDWH?RI?IRDY#?
,I?D?WDUJHW?VXSSRUWV?SUHIHWFKLQJ??ELW???LV?VHW?LQ?WKH?0HPRU\?%DVH?$GGUHVV?UHJLVWHU????UHIHU
WR?6HFWLRQ????????????LW?PXVW?DOVR?UHWXUQ?DOO?GDWD ?? ?UHJDUGOHVV?RI?ZKLFK?E\WH?HQDEOHV?DUH
DVVHUWHG???$?WDUJHW?FDQ?RQO\?RSHUDWH?LQ?WKLV?PRGH?ZKHQ?WKHUH?DUH?QR?VLGH?HIIHFWV??GDWD
GHVWUR\HG?RU?VWDWXV?FKDQJHV?EHFDXVH?RI?WKH?DFFHVV??
3&,?DOORZV?DQ\?FRQWLJXRXV?RU?QRQ?FRQWLJXRXV?FRPELQDWLRQ?RI?E\WH?HQDEOHV???,I?QR?E\WH
HQDEOHV?DUH?DVVHUWHG??WKH?WDUJHW?RI?WKH?DFFHVV?PXVW?FRPSOHWH?WKH?GDWD?SKDVH?E\?DVVHUWLQJ
TRDY#?DQG?SURYLGLQJ?SDULW\?LI?WKH?WUDQVDFWLRQ?LV?D?UHDG?UHTXHVW???7KH?WDUJHW?RI?DQ?DFFHVV
ZKHUH?QR?E\WH?HQDEOHV?DUH?DVVHUWHG?PXVW?FRPSOHWH?WKH?FXUUHQW?GDWD?SKDVH?ZLWKRXW?DQ\
VWDWH?FKDQJH???2Q?D?UHDG?WUDQVDFWLRQ??WKLV?PHDQV?WKDW?GDWD?DQG?VWDWXV?DUH?QRW?FKDQJHG???,I
FRPSOHWLQJ?WKH?DFFHVV?KDV?QR?DIIHFW?RQ?WKH?GDWD?RU?VWDWXV??WKH?WDUJHW?PD\?FRPSOHWH?WKH
DFFHVV?E\?HLWKHU?SURYLGLQJ?GDWD?RU?QRW???7KH?JHQHUDWLRQ?DQG?FKHFNLQJ?RI?SDULW\?LV?WKH?VDPH
UHJDUGOHVV?RI?WKH?VWDWH?RI?WKH?E\WH?HQDEOHV?IRU?ERWK????ELW?DQG????ELW?GDWD?WUDQVIHUV???)RU?D
GLVFXVVLRQ?RQ?SDULW\?JHQHUDWLRQ?DQG?FKHFNLQJ??UHIHU?WR?6HFWLRQ????????????ELW?WUDQVDFWLRQV?
DQG?6HFWLRQ??????????ELW?WUDQVDFWLRQV??
+RZHYHU??VRPH?WDUJHWV?PD\?QRW?EH?DEOH?WR?SURSHUO\?LQWHUSUHW?QRQ?FRQWLJXRXV?SDWWHUQV
?H?J???H[SDQVLRQ?EXV?EULGJHV?WKDW?LQWHUIDFH?WR????DQG????ELW?GHYLFHV????([SDQVLRQ?EXV
EULGJHV?PD\?RSWLRQDOO\?UHSRUW?SDWWHUQV?WKDW?DUH?LOOHJDO?RQ?WKH?H[SDQVLRQ?EXV?DV?DQ
DV\QFKURQRXV?HUURU??SERR#??RU?EUHDN?WKH?WUDQVDFWLRQ?LQWR?VPDOOHU?WUDQVDFWLRQV?WKDW?DUH
OHJDO?IRU?WKH?LQWHQGHG?DJHQW???7KH?WDUJHW?RI?DQ?,?2?WUDQVDFWLRQ?LV?UHTXLUHG?WR?VLJQDO?7DUJHW?
$ERUW?LI?LW?LV?XQDEOH?WR?FRPSOHWH?WKH?HQWLUH?DFFHVV?GHILQHG?E\?WKH?E\WH?HQDEOHV?
3.2.4. Bus Driving and Turnaround
$?WXUQDURXQG?F\FOH?LV?UHTXLUHG?RQ?DOO?VLJQDOV?WKDW?DUH??GULYHQ?E\?PRUH?WKDQ?RQH?DJHQW?
7KH?WXUQDURXQG?F\FOH?LV?UHTXLUHG?WR?DYRLG?FRQWHQWLRQ?ZKHQ?RQH?DJHQW?VWRSV?GULYLQJ?D
VLJQDO?DQG?DQRWKHU?DJHQW?EHJLQV?GULYLQJ?WKH?VLJQDO???7KLV?LV?LQGLFDWHG?RQ?WKH?WLPLQJ
GLDJUDPV?DV?WZR?DUURZV?SRLQWLQJ?DW?HDFK?RWKHUV??WDLO???7KLV?WXUQDURXQG?F\FOH?RFFXUV?DW
GLIIHUHQW?WLPHV?IRU?GLIIHUHQW?VLJQDOV???)RU?LQVWDQFH??IRDY#??TRDY#??DEVSEL#?
STOP#??DQG?ACK64#?XVH?WKH?DGGUHVV?SKDVH?DV?WKHLU?WXUQDURXQG?F\FOH???FRAME#?
REQ64#??C/BE[3::0]#??C/BE[7::4]#??AD[31::00]??DQG?AD[63::32]?XVH?WKH?,GOH?VWDWH
EHWZHHQ?WUDQVDFWLRQV?DV?WKHLU?WXUQDURXQG?F\FOH???7KH?WXUQDURXQG?F\FOH?IRU?LOCK#?RFFXUV
RQH?FORFN?DIWHU?WKH?FXUUHQW?RZQHU?UHOHDVHV?LW???PERR#?KDV?D?WXUQDURXQG?F\FOH?RQ?WKH
IRXUWK?FORFN?DIWHU?WKH?ODVW?GDWD?SKDVH??ZKLFK?LV?WKUHH?FORFNV?DIWHU?WKH?WXUQDURXQG?F\FOH?IRU
WKH?AD?OLQHV???$Q?,GOH?VWDWH?LV?ZKHQ?ERWK?FRAME#?DQG?IRDY#?DUH?GHDVVHUWHG??H?J??
FORFN???LQ?)LJXUH??????
$OO?AD?OLQHV??LQFOXGLQJ?AD[63::32]?ZKHQ?WKH?PDVWHU?VXSSRUWV?D????ELW?GDWD?SDWK??PXVW
EH?GULYHQ?WR?VWDEOH?YDOXHV?GXULQJ????ELW?WUDQVIHUV?HYHU\?DGGUHVV?DQG?GDWD?SKDVH???(YHQ
E\WH?ODQHV?QRW?LQYROYHG?LQ?WKH?FXUUHQW?GDWD?WUDQVIHU?PXVW?SK\VLFDOO\?GULYH?VWDEOH??DOEHLW
PHDQLQJOHVV??GDWD?RQWR?WKH?EXV???7KH?PRWLYDWLRQ?LV?IRU?SDULW\?FDOFXODWLRQV?DQG?WR?NHHS
LQSXW?EXIIHUV?RQ?E\WH?ODQHV?QRW?LQYROYHG?LQ?WKH?WUDQVIHU?IURP?VZLWFKLQJ?DW?WKH?WKUHVKROG
OHYHO?DQG??PRUH?JHQHUDOO\??WR?IDFLOLWDWH?IDVW?PHWDVWDELOLW\?IUHH?ODWFKLQJ???,Q?SRZHU?VHQVLWLYH
DSSOLFDWLRQV??LW?LV?UHFRPPHQGHG?WKDW?LQ?WKH?LQWHUHVW?RI?PLQLPL]LQJ?EXV?VZLWFKLQJ?SRZHU
FRQVXPSWLRQ??E\WH?ODQHV?QRW?EHLQJ?XVHG?LQ?WKH?FXUUHQW?EXV?SKDVH?VKRXOG?EH?GULYHQ?ZLWK
WKH?VDPH?GDWD?DV?FRQWDLQHG?LQ?WKH?SUHYLRXV?EXV?SKDVH???,Q?DSSOLFDWLRQV?WKDW?DUH?QRW?SRZHU
17 For a 32-bit data transfer, this means 4 bytes per data phase; for a 64-bit data transfer, this means 8 bytes
per data phase.
Revision 2.2
40
VHQVLWLYH??WKH?DJHQW?GULYLQJ?WKH?AD?OLQHV?PD\?GULYH?ZKDWHYHU?LW?GHVLUHV?RQ?XQXVHG?E\WH
ODQHV???3DULW\?PXVW?EH?FDOFXODWHG?RQ?DOO?E\WHV?UHJDUGOHVV?RI?WKH?E\WH?HQDEOHV?
3.2.5. Transaction Ordering and Posting
7UDQVDFWLRQ?RUGHULQJ?UXOHV?RQ?3&,?DFFRPSOLVK?WKUHH?WKLQJV???)LUVW??WKH\?VDWLVI\?WKH?ZULWH?
UHVXOWV?RUGHULQJ?UHTXLUHPHQWV?RI?WKH?3URGXFHU?&RQVXPHU?0RGHO???7KLV?PHDQV?WKDW?WKH
UHVXOWV?RI?ZULWHV?IURP?RQH?PDVWHU??WKH?3URGXFHU??DQ\ZKHUH?LQ?WKH?V\VWHP?DUH?REVHUYDEOH
E\?DQRWKHU?PDVWHU??WKH?&RQVXPHU??DQ\ZKHUH?LQ?WKH?V\VWHP?RQO\?LQ?WKHLU?RULJLQDO?RUGHU?
?’LIIHUHQW?PDVWHUV??3URGXFHUV??LQ?GLIIHUHQW?SODFHV?LQ?WKH?V\VWHP?KDYH?QR?IXQGDPHQWDO
QHHG?IRU?WKHLU?ZULWHV?WR?KDSSHQ?LQ?D?SDUWLFXODU?RUGHU?ZLWK?UHVSHFW?WR?HDFK?RWKHU??VLQFH?HDFK
ZLOO?KDYH?D?GLIIHUHQW?&RQVXPHU???,Q?WKLV?FDVH??WKH?UXOHV?DOORZ?IRU?VRPH?ZULWHV?WR?EH
UHDUUDQJHG????5HIHU?WR?$SSHQGL[?(?IRU?D?FRPSOHWH?GLVFXVVLRQ?RI?WKH?3URGXFHU?&RQVXPHU
0RGHO???6HFRQG??WKH\?DOORZ?IRU?VRPH?WUDQVDFWLRQV?WR?EH?SRVWHG?WR?LPSURYH?SHUIRUPDQFH?
$QG?WKLUG??WKH\?SUHYHQW?EXV?GHDGORFN?FRQGLWLRQV??ZKHQ?SRVWLQJ?EXIIHUV?KDYH?WR?EH?IOXVKHG
WR?PHHW?WKH?ILUVW?UHTXLUHPHQW?
7KH?RUGHU?UHODWLRQVKLS?RI?D?JLYHQ?WUDQVDFWLRQ?ZLWK?UHVSHFW?WR?RWKHU?WUDQVDFWLRQV?LV
GHWHUPLQHG?ZKHQ?LW?FRPSOHWHV??L?H???ZKHQ?GDWD?LV?WUDQVIHUUHG???7UDQVDFWLRQV?ZKLFK
WHUPLQDWH?ZLWK?5HWU\?KDYH?QRW?FRPSOHWHG?VLQFH?QR?GDWD?ZDV?WUDQVIHUUHG?DQG??WKHUHIRUH?
KDYH?QR?RUGHULQJ?UHTXLUHPHQWV?UHODWLYH?WR?HDFK?RWKHU???7UDQVDFWLRQV?WKDW?WHUPLQDWH?ZLWK
0DVWHU?$ERUW?RU?7DUJHW?$ERUW?DUH?FRQVLGHUHG?FRPSOHWHG?ZLWK?RU?ZLWKRXW?GDWD?EHLQJ
WUDQVIHUUHG?DQG?ZLOO?QRW?EH?UHSHDWHG?E\?WKH?PDVWHU???7KH?V\VWHP?PD\?DFFHSW?UHTXHVWV?LQ
DQ\?RUGHU??FRPSOHWLQJ?RQH?ZKLOH?FRQWLQXLQJ?WR?5HWU\?DQRWKHU???,I?D?PDVWHU?UHTXLUHV?RQH
WUDQVDFWLRQ?WR?EH?FRPSOHWHG?EHIRUH?DQRWKHU??WKH?PDVWHU?PXVW?QRW?DWWHPSW?WKH?VHFRQG
WUDQVDFWLRQ?XQWLO?WKH?ILUVW?RQH?LV?FRPSOHWH???,I?D?PDVWHU?KDV?RQO\?RQH?RXWVWDQGLQJ?UHTXHVW?DW
D?WLPH??WKHQ?WKDW?PDVWHU¶V?WUDQVDFWLRQV?ZLOO?FRPSOHWH?WKURXJKRXW?WKH?V\VWHP?LQ?WKH?VDPH
RUGHU?WKH?PDVWHU?H[HFXWHG?WKHP???5HIHU?WR?6HFWLRQ??????????????IRU?IXUWKHU?GLVFXVVLRQ?RI
UHTXHVW?RUGHULQJ?
7UDQVDFWLRQV?FDQ?EH?GLYLGHG?LQWR?WZR?JHQHUDO?JURXSV?EDVHG?RQ?KRZ?WKH\?DUH?KDQGOHG?E\
DQ?LQWHUPHGLDWH?DJHQW??VXFK?DV?D?EULGJH???7KH?WZR?JURXSV?DUH?SRVWHG?DQG?QRQ?SRVWHG
WUDQVDFWLRQV???3RVWHG?WUDQVDFWLRQV?FRPSOHWH?DW?WKH?RULJLQDWLQJ?GHYLFH?EHIRUH?WKH\?UHDFK
WKHLU?XOWLPDWH?GHVWLQDWLRQ???7KH?PDVWHU?ZLOO?RIWHQ?SURFHHG?ZLWK?RWKHU?ZRUN??VRPHWLPHV
LQFOXGLQJ?RWKHU?EXV?WUDQVDFWLRQV??EHIRUH?WKH?SRVWHG?WUDQVDFWLRQ?UHDFKHV?LW?XOWLPDWH
GHVWLQDWLRQ???,Q?HVVHQFH??WKH?LQWHUPHGLDWH?DJHQW?RI?WKH?DFFHVV??H?J???D?EULGJH??DFFHSWV?WKH
GDWD?RQ?EHKDOI?RI?WKH?DFWXDO?WDUJHW?DQG?DVVXPHV?UHVSRQVLELOLW\?IRU?HQVXULQJ?WKDW?WKH?DFFHVV
FRPSOHWHV?DW?WKH?ILQDO?GHVWLQDWLRQ???0HPRU\?ZULWHV??0HPRU\?:ULWH?DQG?0HPRU\?:ULWH
DQG?,QYDOLGDWH?FRPPDQGV??DUH?DOORZHG?WR?EH?SRVWHG?RQ?WKH?3&,?EXV?
1RQ?SRVWHG?WUDQVDFWLRQV?UHDFK?WKHLU?XOWLPDWH?GHVWLQDWLRQ?EHIRUH?FRPSOHWLQJ?DW?WKH
RULJLQDWLQJ?GHYLFH???7KH?PDVWHU?FDQQRW?SURFHHG?ZLWK?DQ\?RWKHU?ZRUN?XQWLO?WKH?WUDQVDFWLRQ
KDV?FRPSOHWHG?DW?WKH?XOWLPDWH?GHVWLQDWLRQ??LI?D?GHSHQGHQF\?H[LVWV????0HPRU\?UHDG
WUDQVDFWLRQV??0HPRU\?5HDG??0HPRU\?5HDG?/LQH??DQG?0HPRU\?5HDG?0XOWLSOH???,?2
WUDQVDFWLRQV??,?2?5HDG?DQG?,?2?:ULWH???DQG?FRQILJXUDWLRQ?WUDQVDFWLRQV??&RQILJXUDWLRQ
5HDG?DQG?&RQILJXUDWLRQ?:ULWH??DUH?QRQ?SRVWHG??H[FHSW?DV?QRWHG?EHORZ?IRU?KRVW?EULGJHV??
7KHUH?DUH?WZR?FDWHJRULHV?RI?GHYLFHV?ZLWK?GLIIHUHQW?UHTXLUHPHQWV?IRU?WUDQVDFWLRQ?RUGHULQJ
DQG?SRVWLQJ???(DFK?FDWHJRU\?ZLOO?EH?SUHVHQWHG?VHSDUDWHO\?
Revision 2.2
41
3.2.5.1. Transaction Ordering and Posting for Simple Devices
$?VLPSOH?GHYLFH?LV?DQ\?GHYLFH?WKDW?ZKLOH?DFWLQJ?DV?D?EXV?PDVWHU?GRHV?QRW?UHTXLUH?LWV?ZULWH
GDWD?WR?EH?SRVWHG?DW?WKH?EXV?LQWHUIDFH?ORJLF???*HQHUDOO\?GHYLFHV?WKDW?GR?QRW?FRQQHFW?WR
ORFDO?&38V?DUH?LPSOHPHQWHG?DV?VLPSOH?GHYLFHV?
7KH?WDUJHW?DQG?PDVWHU?VWDWH?PDFKLQHV?LQ?WKH?3&,?LQWHUIDFH?RI?D?VLPSOH?GHYLFH?DUH
FRPSOHWHO\?LQGHSHQGHQW???$?VLPSOH?GHYLFH?FDQQRW?PDNH?WKH?FRPSOHWLRQ?RI?DQ\?WUDQVDFWLRQ
?HLWKHU?SRVWHG?RU?QRQ?SRVWHG??DV?D?WDUJHW?FRQWLQJHQW?XSRQ?WKH?SULRU?FRPSOHWLRQ?RI?DQ\
RWKHU?WUDQVDFWLRQ?DV?D?PDVWHU???6LPSOH?GHYLFHV?DUH?DOORZHG?WR?WHUPLQDWH?D?WUDQVDFWLRQ?ZLWK
5HWU\?RQO\?WR?H[HFXWH?WKH?WUDQVDFWLRQ?DV?D?’HOD\HG?7UDQVDFWLRQ?RU?IRU?WHPSRUDU\
FRQGLWLRQV?ZKLFK?DUH?JXDUDQWHHG?WR?EH?UHVROYHG?ZLWK?WLPH??H?J???GXULQJ?D?YLGHR?VFUHHQ
UHIUHVK?RU?ZKLOH?D?WUDQVDFWLRQ?EXIIHU?LV?ILOOHG?ZLWK?WUDQVDFWLRQV?PRYLQJ?LQ?WKH?VDPH
GLUHFWLRQ????5HIHU?WR?6HFWLRQ????????IRU?D?OLPLW?RQ?WKH?OHQJWK?RI?WLPH?D?PHPRU\?ZULWH
WUDQVDFWLRQ?FDQ?EH?WHUPLQDWHG?ZLWK?5HWU\??
Implementation Note: Deadlock When Target and Master Not
Independent
7KH?IROORZLQJ?LV?DQ?H[DPSOH?RI?D?GHDGORFN?WKDW?FRXOG?RFFXU?LI?GHYLFHV?GR?QRW?PDNH?WKHLU
WDUJHW?DQG?PDVWHU?LQWHUIDFHV?LQGHSHQGHQW?
6XSSRVH?WZR?GHYLFHV??’HYLFH?$?DQG?’HYLFH?%??DUH?WDONLQJ?GLUHFWO\?WR?HDFK?RWKHU???%RWK
GHYLFHV?DWWHPSW?,?2?ZULWHV?WR?HDFK?RWKHU?VLPXOWDQHRXVO\???6XSSRVH?’HYLFH?$?LV?JUDQWHG
WKH?EXV?ILUVW?DQG?H[HFXWHV?LWV?,?2?ZULWH?DGGUHVVLQJ?’HYLFH?%???’HYLFH?%?GHFRGHV?LWV
DGGUHVV?DQG?DVVHUWV?DEVSEL#???)XUWKHU??VXSSRVH?WKDW?’HYLFH?%?YLRODWHV?WKH?UHTXLUHPHQW
IRU?WKH?WDUJHW?VWDWH?PDFKLQH?WR?EH?LQGHSHQGHQW?RI?WKH?PDVWHU?VWDWH?PDFKLQH?DQG?DOZD\V
WHUPLQDWHV?WUDQVDFWLRQV?DV?D?WDUJHW?ZLWK?5HWU\?XQWLO?LWV?PDVWHU?VWDWH?PDFKLQH?FRPSOHWHV?LWV
RXWVWDQGLQJ?UHTXHVWV???6LQFH?’HYLFH?%?DOVR?KDV?DQ?,?2?WUDQVDFWLRQ?LW?PXVW?H[HFXWH?DV?D
PDVWHU??LW?WHUPLQDWHV?’HYLFH?$¶V?WUDQVDFWLRQ?ZLWK?5HWU\?
’HYLFH?%?LV?WKHQ?JUDQWHG?WKH?EXV??DQG?’HYLFH?%?H[HFXWHV?LWV?,?2?ZULWH?DGGUHVVLQJ?’HYLFH
$???,I?’HYLFH?$?UHVSRQGV?WKH?VDPH?ZD\?’HYLFH?%?GLG??WKH?V\VWHP?ZLOO?GHDGORFN?
Revision 2.2
42
Implementation Note: Deadlock When Posted Write Data is Not
Accepted
’HDGORFNV?FDQ?DOVR?RFFXU?ZKHQ?D?GHYLFH?GRHV?QRW?DFFHSW?D?PHPRU\?ZULWH?WUDQVDFWLRQ
IURP?D?EULGJH???$V?GHVFULEHG?EHORZ??D?EULGJH?LV?UHTXLUHG?LQ?FHUWDLQ?FDVHV?WR?IOXVK?LWV
SRVWLQJ?EXIIHU?DV?D?PDVWHU?EHIRUH?LW?FRPSOHWHV?D?WUDQVDFWLRQ?DV?D?WDUJHW???6XSSRVH?D?3&,?
WR?3&,?EULGJH?FRQWDLQV?SRVWHG?PHPRU\?ZULWH?GDWD?DGGUHVVHG?WR?D?GRZQVWUHDP?GHYLFH???%XW
EHIRUH?WKH?EULGJH?FDQ?DFTXLUH?WKH?GRZQVWUHDP?EXV?WR?GR?WKH?ZULWH?WUDQVDFWLRQ??D
GRZQVWUHDP?GHYLFH?LQLWLDWHV?D?UHDG?IURP?KRVW?PHPRU\???6LQFH?UHTXLUHPHQW???LQ?WKH?EULGJH
UXOHV?SUHVHQWHG?EHORZ?VWDWHV?WKDW?SRVWLQJ?EXIIHUV?PXVW?EH?IOXVKHG?EHIRUH?D?UHDG
WUDQVDFWLRQ?FDQ?EH?FRPSOHWHG??WKH?EULGJH?PXVW?5HWU\?WKH?DJHQW¶V?UHDG?DQG?DWWHPSW?D?ZULWH
WUDQVDFWLRQ???,I?WKH?GRZQVWUHDP?GHYLFH?ZHUH?WR?PDNH?WKH?DFFHSWDQFH?RI?WKH?ZULWH?GDWD
FRQWLQJHQW?XSRQ?WKH?SULRU?FRPSOHWLRQ?RI?WKH?UHWULHG?UHDG?WUDQVDFWLRQ??WKDW?LV??LI?LW?FRXOG
QRW?DFFHSW?WKH?SRVWHG?ZULWH?XQWLO?LW?ILUVW?FRPSOHWHG?WKH?UHDG?WUDQVDFWLRQ???WKH?EXV?ZRXOG?EH
GHDGORFNHG?
6LQFH?FHUWDLQ?3&,?WR?3&,?EULGJH?GHYLFHV?GHVLJQHG?WR?SUHYLRXV?YHUVLRQV?RI?WKLV
VSHFLILFDWLRQ?UHTXLUH?WKHLU?SRVWLQJ?EXIIHU?WR?EH?IOXVKHG?EHIRUH?VWDUWLQJ?DQ\?QRQ?SRVWHG
WUDQVDFWLRQ??WKH?VDPH?GHDGORFN?FRXOG?RFFXU?LI?WKH?GRZQVWUHDP?GHYLFH?PDNHV?WKH
DFFHSWDQFH?RI?D?SRVWHG?ZULWH?FRQWLQJHQW?RQ?WKH?SULRU?FRPSOHWLRQ?RI?DQ\?QRQ?SRVWHG
WUDQVDFWLRQ?
7KH?UHTXLUHG?LQGHSHQGHQFH?RI?WDUJHW?DQG?PDVWHU?VWDWH?PDFKLQHV?LQ?D?VLPSOH?GHYLFH
LPSOLHV?WKDW?D?VLPSOH?GHYLFH?FDQQRW?LQWHUQDOO\?SRVW?DQ\?RXWERXQG?WUDQVDFWLRQV???)RU
H[DPSOH??LI?GXULQJ?WKH?FRXUVH?RI?SHUIRUPLQJ?LWV?LQWHQGHG?IXQFWLRQ?D?GHYLFH?PXVW?H[HFXWH?D
PHPRU\?ZULWH?DV?D?PDVWHU?RQ?WKH?3&,?EXV??WKH?GHYLFH?FDQQRW?SRVW?WKDW?PHPRU\?ZULWH?LQ
WKH?PDVWHU?LQWHUIDFH?RI?WKH?GHYLFH???0RUH?VSHFLILFDOO\??WKH?GHYLFH?FDQQRW?SURFHHG?WR?RWKHU
LQWHUQDO?RSHUDWLRQV?VXFK?DV?XSGDWLQJ?VWDWXV?UHJLVWHUV?WKDW?ZRXOG?EH?REVHUYDEOH?E\?DQRWKHU
PDVWHU?LQ?WKH?V\VWHP???7KH?VLPSOH?GHYLFH?PXVW?ZDLW?XQWLO?WKH?PHPRU\?ZULWH?WUDQVDFWLRQ
FRPSOHWHV?RQ?WKH?3&,?EXV??TRDY# DVVHUWHG??0DVWHU?$ERUW?RU?7DUJHW?$ERUW??EHIRUH
SURFHHGLQJ?LQWHUQDOO\?
6LPSOH?GHYLFHV?DUH?VWURQJO\?HQFRXUDJHG?WR?SRVW?LQERXQG?PHPRU\?ZULWH?WUDQVDFWLRQV?WR
VSHHG?WKH?WUDQVDFWLRQ?RQ?WKH?3&,?EXV???+RZ?VXFK?D?GHYLFH?GHDOV?ZLWK?RUGHULQJ?RI?LQERXQG
SRVWHG?ZULWH?GDWD?LV?VWULFWO\?LPSOHPHQWDWLRQ?GHSHQGHQW?DQG?EH\RQG?WKH?VFRSH?RI?WKLV
VSHFLILFDWLRQ?
6LPSOH?GHYLFHV?GR?QRW?VXSSRUW?H[FOXVLYH?DFFHVVHV?DQG?GR?QRW?XVH?WKH?LOCK# VLJQDO?
5HIHU?WR?$SSHQGL[?)?IRU?D?GLVFXVVLRQ?RI?WKH?XVH?RI?LOCK#?LQ?EULGJH?GHYLFHV?
3.2.5.2. Transaction Ordering and Posting for Bridges
$?EULGJH?GHYLFH?LV?DQ\?GHYLFH?WKDW?LPSOHPHQWV?LQWHUQDO?SRVWLQJ?RI?RXWERXQG?PHPRU\
ZULWH?WUDQVDFWLRQV??L?H???ZULWH?WUDQVDFWLRQV?WKDW?PXVW?EH?H[HFXWHG?E\?WKH?GHYLFH?DV?D?PDVWHU
RQ?WKH?3&,?EXV???%ULGJHV?QRUPDOO\?MRLQ?WZR?EXVHV?VXFK?DV?WZR?3&,?EXVHV??D?KRVW?EXV?DQG?D
3&,?EXV??RU?D?3&,?EXV?DQG?D?EXV?IRU?D?ORFDO?&38??L?H???D?SHULSKHUDO?&38?
Revision 2.2
43
%ULGJHV?DUH?SHUPLWWHG?WR?SRVW?PHPRU\?ZULWH?WUDQVDFWLRQV?PRYLQJ?LQ?HLWKHU?GLUHFWLRQ
WKURXJK?WKH?EULGJH???7KH?IROORZLQJ?RUGHULQJ?UXOHV?JXDUDQWHH?WKDW?WKH?UHVXOWV?RI?RQH
PDVWHU¶V?ZULWH?WUDQVDFWLRQV?DUH?REVHUYDEOH?E\?RWKHU?PDVWHUV?LQ?WKH?SURSHU?RUGHU??HYHQ
WKRXJK?WKH?ZULWH?WUDQVDFWLRQ?PD\?EH?SRVWHG?LQ?D?EULGJH???7KH\?DOVR?JXDUDQWHH?WKDW?WKH?EXV
GRHV?QRW?GHDGORFN?ZKHQ?D?EULGJH?WULHV?WR?HPSW\?LWV?SRVWLQJ?EXIIHUV?
• 3RVWHG?PHPRU\?ZULWHV?PRYLQJ?LQ?WKH?VDPH?GLUHFWLRQ?WKURXJK?D?EULGJH?ZLOO?FRPSOHWH
RQ?WKH?GHVWLQDWLRQ?EXV?LQ?WKH?VDPH?RUGHU?WKH\?FRPSOHWH?RQ?WKH?RULJLQDWLQJ?EXV???(YHQ
LI?D?VLQJOH?EXUVW?RQ?WKH?RULJLQDWLQJ?EXV?LV?WHUPLQDWHG?ZLWK?’LVFRQQHFW?RQ?WKH
GHVWLQDWLRQ?EXV?VR?WKDW?LW?LV?EURNHQ?LQWR?PXOWLSOH?WUDQVDFWLRQV??WKRVH?WUDQVDFWLRQV?PXVW
QRW?DOORZ?WKH?GDWD?SKDVHV?WR?FRPSOHWH?RQ?WKH?GHVWLQDWLRQ?EXV?LQ?DQ\?RUGHU?RWKHU?WKDQ
WKHLU?RUGHU?RQ?WKH?RULJLQDWLQJ?EXV?
• :ULWH?WUDQVDFWLRQV?IORZLQJ?LQ?RQH?GLUHFWLRQ?WKURXJK?D?EULGJH?KDYH?QR?RUGHULQJ
UHTXLUHPHQWV?ZLWK?UHVSHFW?WR?ZULWHV?IORZLQJ?LQ?WKH?RWKHU?GLUHFWLRQ?WKURXJK?WKH?EULGJH?
• 3RVWHG?PHPRU\?ZULWH?EXIIHUV?LQ?ERWK?GLUHFWLRQV?PXVW?EH?IOXVKHG?EHIRUH?FRPSOHWLQJ?D
UHDG?WUDQVDFWLRQ?LQ?HLWKHU?GLUHFWLRQ???3RVWHG?PHPRU\?ZULWHV?RULJLQDWLQJ?RQ?WKH?VDPH
VLGH?RI?WKH?EULGJH?DV?D?UHDG?WUDQVDFWLRQ??DQG?FRPSOHWLQJ?EHIRUH?WKH?UHDG?FRPPDQG
FRPSOHWHV?RQ?WKH?RULJLQDWLQJ?EXV??PXVW?FRPSOHWH?RQ?WKH?GHVWLQDWLRQ?EXV?LQ?WKH?VDPH
RUGHU???3RVWHG?PHPRU\?ZULWHV?RULJLQDWLQJ?RQ?WKH?RSSRVLWH?VLGH?RI?WKH?EULGJH?IURP?D
UHDG?WUDQVDFWLRQ?DQG?FRPSOHWLQJ?RQ?WKH?UHDG?GHVWLQDWLRQ?EXV?EHIRUH?WKH?UHDG
FRPPDQG?FRPSOHWHV?RQ?WKH?UHDG?GHVWLQDWLRQ?EXV?PXVW?FRPSOHWH?RQ?WKH?UHDG?RULJLQ
EXV?LQ?WKH?VDPH?RUGHU???,Q?RWKHU?ZRUGV??D?UHDG?WUDQVDFWLRQ?PXVW?SXVK?DKHDG?RI?LW
WKURXJK?WKH?EULGJH?DQ\?SRVWHG?ZULWHV?RULJLQDWLQJ?RQ?WKH?VDPH?VLGH?RI?WKH?EULGJH?DQG
SRVWHG?EHIRUH?WKH?UHDG???,Q?DGGLWLRQ??EHIRUH?WKH?UHDG?WUDQVDFWLRQ?FDQ?FRPSOHWH?RQ?LWV
RULJLQDWLQJ?EXV??LW?PXVW?SXOO?RXW?RI?WKH?EULGJH?DQ\?SRVWHG?ZULWHV?WKDW?RULJLQDWHG?RQ?WKH
RSSRVLWH?VLGH?DQG?ZHUH?SRVWHG?EHIRUH?WKH?UHDG?FRPPDQG?FRPSOHWHV?RQ?WKH?UHDG?
GHVWLQDWLRQ?EXV?
• $?EULGJH?FDQ?QHYHU?PDNH?WKH?DFFHSWDQFH??SRVWLQJ??RI?D?PHPRU\?ZULWH?WUDQVDFWLRQ?DV?D
WDUJHW?FRQWLQJHQW?RQ?WKH?SULRU?FRPSOHWLRQ?RI?D?QRQ?ORFNHG?WUDQVDFWLRQ?DV?D?PDVWHU?RQ
WKH?VDPH?EXV???$?EULGJH?FDQ?PDNH?WKH?DFFHSWDQFH?RI?D?PHPRU\?ZULWH?WUDQVDFWLRQ?DV?D
WDUJHW?FRQWLQJHQW?RQ?WKH?SULRU?FRPSOHWLRQ?RI?D?ORFNHG?WUDQVDFWLRQ?DV?D?PDVWHU?RQO\?LI
WKH?EULGJH?KDV?DOUHDG\?HVWDEOLVKHG?D?ORFNHG?RSHUDWLRQ?ZLWK?LWV?LQWHQGHG?WDUJHW?
RWKHUZLVH??D?GHDGORFN?PD\?RFFXU????5HIHU?WR?$SSHQGL[?)?IRU?D?GLVFXVVLRQ?RI?WKH?XVH
RI?LOCK#?LQ?EULGJH?GHYLFHV????,Q?DOO?RWKHU?FDVHV??EULGJHV?DUH?DOORZHG?WR?UHIXVH?WR
DFFHSW?D?PHPRU\?ZULWH?RQO\?IRU?WHPSRUDU\?FRQGLWLRQV?ZKLFK?DUH?JXDUDQWHHG?WR?EH
UHVROYHG?ZLWK?WLPH??H?J???GXULQJ?D?YLGHR?VFUHHQ?UHIUHVK?RU?ZKLOH?WKH?PHPRU\?EXIIHU?LV
ILOOHG?E\?SUHYLRXV?PHPRU\?ZULWH?WUDQVDFWLRQV?PRYLQJ?LQ?WKH?VDPH?GLUHFWLRQ?
+RVW?EXV?EULGJHV?DUH?SHUPLWWHG?WR?SRVW?,?2?ZULWH?WUDQVDFWLRQV?WKDW?RULJLQDWH?RQ?WKH?KRVW
EXV?DQG?FRPSOHWH?RQ?D?3&,?EXV?VHJPHQW?ZKHQ?WKH\?IROORZ?WKH?RUGHULQJ?UXOHV?GHVFULEHG?LQ
WKLV?VSHFLILFDWLRQ?DQG?GR?QRW?FDXVH?D?GHDGORFN???7KLV?PHDQV?WKDW?ZKHQ?D?KRVW?EXV?EULGJH
SRVWV?DQ?,?2?ZULWH?WUDQVDFWLRQ?WKDW?RULJLQDWHG?RQ?WKH?KRVW?EXV??LW?PXVW?SURYLGH?D?GHDGORFN
IUHH?HQYLURQPHQW?ZKHQ?WKH?WUDQVDFWLRQ?FRPSOHWHV?RQ?3&,???7KH?WUDQVDFWLRQ?ZLOO?FRPSOHWH
RQ?WKH?GHVWLQDWLRQ?3&,?EXV?EHIRUH?FRPSOHWLQJ?RQ?WKH?RULJLQDWLQJ?3&,?EXV?
6LQFH?PHPRU\?ZULWH?WUDQVDFWLRQV?PD\?EH?SRVWHG?LQ?EULGJHV?DQ\ZKHUH?LQ?WKH?V\VWHP??DQG
,?2?ZULWHV?PD\?EH?SRVWHG?LQ?WKH?KRVW?EXV?EULGJH??D?PDVWHU?FDQQRW?DXWRPDWLFDOO\?WHOO?ZKHQ
LWV?ZULWH?WUDQVDFWLRQ?FRPSOHWHV?DW?WKH?ILQDO?GHVWLQDWLRQ???)RU?D?GHYLFH?GULYHU?WR?JXDUDQWHH
WKDW?D?ZULWH?KDV?FRPSOHWHG?DW?WKH?DFWXDO?WDUJHW??DQG?QRW?DW?DQ?LQWHUPHGLDWH?EULGJH???LW?PXVW
FRPSOHWH?D?UHDG?WR?WKH?VDPH?GHYLFH?WKDW?WKH?ZULWH?WDUJHWHG???7KH?UHDG??PHPRU\?RU?,?2?
IRUFHV?DOO?EULGJHV?EHWZHHQ?WKH?RULJLQDWLQJ?PDVWHU?DQG?WKH?DFWXDO?WDUJHW?WR?IOXVK?DOO?SRVWHG
Revision 2.2
44
GDWD?EHIRUH?DOORZLQJ?WKH?UHDG?WR?FRPSOHWH???)RU?DGGLWLRQDO?GHWDLOV?RQ?GHYLFH?GULYHUV??UHIHU
WR?6HFWLRQ???????5HIHU?WR?6HFWLRQ????????LWHP????IRU?RWKHU?FDVHV?ZKHUH?D?UHDG?LV?QHFHVVDU\?
,QWHUUXSW?UHTXHVWV??WKDW?XVH?INTx#??GR?QRW?DSSHDU?DV?WUDQVDFWLRQV?RQ?WKH?3&,?EXV??WKH\?DUH
VLGHEDQG?VLJQDOV??DQG??WKHUHIRUH??KDYH?QR?RUGHULQJ?UHODWLRQVKLS?WR?DQ\?EXV?WUDQVDFWLRQV?
)XUWKHUPRUH??WKH?V\VWHP?LV?QRW?UHTXLUHG?WR?XVH?WKH?,QWHUUXSW?$FNQRZOHGJH?EXV?WUDQVDFWLRQ
WR?VHUYLFH?LQWHUUXSWV???6R?LQWHUUXSWV?DUH?QRW?V\QFKURQL]LQJ?HYHQWV?DQG?GHYLFH?GULYHUV
FDQQRW?GHSHQG?RQ?WKHP?WR?IOXVK?SRVWLQJ?EXIIHUV???+RZHYHU??ZKHQ?06,?DUH?XVHG??WKH\
KDYH?WKH?VDPH?RUGHULQJ?UXOHV?DV?D?PHPRU\?ZULWH?WUDQVDFWLRQ??UHIHU?WR?6HFWLRQ??????IRU
PRUH?LQIRUPDWLRQ??
3.2.6. Combining, Merging, and Collapsing
8QGHU?FHUWDLQ?FRQGLWLRQV??EULGJHV?WKDW?UHFHLYH??ZULWH??GDWD?PD\?DWWHPSW?WR?FRQYHUW?D
WUDQVDFWLRQ??ZLWK?D?VLQJOH?RU?PXOWLSOH?GDWD?SKDVHV??LQWR?D?ODUJHU?WUDQVDFWLRQ?WR?RSWLPL]H
WKH?GDWD?WUDQVIHU?RQ?3&,???7KH?WHUPV?XVHG?ZKHQ?GHVFULELQJ?WKH?DFWLRQ?DUH???FRPELQLQJ?
PHUJLQJ??DQG?FROODSVLQJ???(DFK?WHUP?ZLOO?EH?GHILQHG?DQG?WKH?XVDJH?IRU?EULGJHV??KRVW??3&,?
WR?3&,??RU?VWDQGDUG?H[SDQVLRQ?EXV??ZLOO?EH?GLVFXVVHG?
&RPELQLQJ????RFFXUV?ZKHQ?VHTXHQWLDO?PHPRU\?ZULWH?WUDQVDFWLRQV??VLQJOH?GDWD?SKDVH?RU
EXUVW?DQG?LQGHSHQGHQW?RI?DFWLYH?E\WH?HQDEOHV??DUH?FRPELQHG?LQWR?D?VLQJOH?3&,?EXV
WUDQVDFWLRQ??XVLQJ?OLQHDU?EXUVW?RUGHULQJ??
7KH?FRPELQLQJ?RI?GDWD?LV?QRW?UHTXLUHG?EXW?LV?UHFRPPHQGHG?ZKHQHYHU?SRVWLQJ?RI?ZULWH
GDWD?LV?EHLQJ?GRQH???&RPELQLQJ?LV?SHUPLWWHG?RQO\?ZKHQ?WKH?LPSOLHG?RUGHULQJ?LV?QRW
FKDQJHG???,PSOLHG?RUGHULQJ?PHDQV?WKDW?WKH?WDUJHW?VHHV?WKH?GDWD?LQ?WKH?VDPH?RUGHU?DV?WKH
RULJLQDO?PDVWHU?JHQHUDWHG?LW???)RU?H[DPSOH??D?ZULWH?VHTXHQFH?RI?’:25’???????DQG???FDQ
EH?FRQYHUWHG?LQWR?D?EXUVW?VHTXHQFH???+RZHYHU??D?ZULWH?RI?’:25’???????DQG???FDQQRW?EH
FRPELQHG?LQWR?D?EXUVW?EXW?PXVW?DSSHDU?RQ?3&,?DV?WKUHH?VHSDUDWH?WUDQVDFWLRQV?LQ?WKH?VDPH
RUGHU?DV?WKH\?RFFXUUHG?RULJLQDOO\???%XUVWV?PD\?LQFOXGH?GDWD?SKDVHV?WKDW?KDYH?QR?E\WH
HQDEOHV?DVVHUWHG???)RU?H[DPSOH??WKH?VHTXHQFH?’:25’???????DQG???FRXOG?EH?FRPELQHG
LQWR?D?EXUVW?LQ?ZKLFK?GDWD?SKDVH???FRQWDLQV?WKH?GDWD?DQG?E\WH?HQDEOHV?SURYLGHG?ZLWK
’:25’?????7KH?VHFRQG?GDWD?SKDVH?RI?WKH?EXUVW?XVHV?GDWD?DQG?E\WH?HQDEOHV?SURYLGHG?ZLWK
’:25’????ZKLOH?GDWD?SKDVH???DVVHUWV?QR?E\WH?HQDEOHV?DQG?SURYLGHV?QR?PHDQLQJIXO?GDWD?
7KH?EXUVW?FRPSOHWHV?ZLWK?GDWD?SKDVH???XVLQJ?GDWD?DQG?E\WH?HQDEOHV?SURYLGHG?ZLWK
’:25’???
,I?WKH?WDUJHW?LV?XQDEOH?WR?KDQGOH?PXOWLSOH?GDWD?SKDVHV?IRU?D?VLQJOH?WUDQVDFWLRQ??LW?WHUPLQDWHV
WKH?EXUVW?WUDQVDFWLRQ?ZLWK?’LVFRQQHFW?ZLWK?RU?DIWHU?HDFK?GDWD?SKDVH???7KH?WDUJHW?VHHV?WKH
GDWD?LQ?WKH?VDPH?RUGHU?WKH?RULJLQDWLQJ?PDVWHU?JHQHUDWHG?LW??ZKHWKHU?WKH?WUDQVDFWLRQ?ZDV
RULJLQDOO\?JHQHUDWHG?DV?D?EXUVW?RU?DV?D?VHULHV?RI?VLQJOH?GDWD?SKDVH?DFFHVVHV?ZKLFK?ZHUH
FRPELQHG?LQWR?D?EXUVW?
%\WH?0HUJLQJ????RFFXUV?ZKHQ?D?VHTXHQFH?RI?LQGLYLGXDO?PHPRU\?ZULWHV??E\WHV?RU?ZRUGV?
DUH?PHUJHG?LQWR?D?VLQJOH?’:25’?
7KH?PHUJLQJ?RI?E\WHV?ZLWKLQ?WKH?VDPH?’:25’?IRU????ELW?WUDQVIHUV?RU?48$’:25’
?HLJKW?E\WHV??IRU????ELW?WUDQVIHUV?LV?QRW?UHTXLUHG?EXW?LV?UHFRPPHQGHG?ZKHQ?SRVWLQJ?RI
ZULWH?GDWD?LV?GRQH???%\WH?PHUJLQJ?LV?SHUPLWWHG?RQO\?ZKHQ?WKH?E\WHV?ZLWKLQ?D?GDWD?SKDVH
DUH?LQ?D?SUHIHWFKDEOH?DGGUHVV?UDQJH???:KLOH?VLPLODU?WR?FRPELQLQJ?LQ?FRQFHSW??PHUJLQJ?FDQ
EH?GRQH?LQ?DQ\?RUGHU??ZLWKLQ?WKH?VDPH?GDWD?SKDVH??DV?ORQJ?DV?HDFK?E\WH?LV?RQO\?ZULWWHQ
RQFH???)RU?H[DPSOH??LQ?D?VHTXHQFH?ZKHUH?E\WHV??????????DQG???DUH?ZULWWHQ?WR?WKH?VDPH
’:25’?DGGUHVV??WKH?EULGJH?FRXOG?PHUJH?WKHP?LQWR?D?VLQJOH?GDWD?SKDVH?PHPRU\?ZULWH?RQ
3&,?ZLWK?%\WH?(QDEOH??????????DQG???DOO?DVVHUWHG?LQVWHDG?RI?IRXU?LQGLYLGXDO?ZULWH
WUDQVDFWLRQV???+RZHYHU??LI?WKH?VHTXHQFH?ZULWWHQ?WR?WKH?VDPH?’:25’?DGGUHVV?ZHUH
Revision 2.2
45
E\WH????DQG?E\WH???DJDLQ??ZLWK?WKH?VDPH?RU?GLIIHUHQW?GDWD???E\WH????DQG?E\WH????WKH?EULGJH
FDQQRW?PHUJH?WKH?ILUVW?WZR?ZULWHV?LQWR?D?VLQJOH?GDWD?SKDVH?EHFDXVH?WKH?VDPH?E\WH?ORFDWLRQ
PXVW?EH?ZULWWHQ?WZLFH???+RZHYHU??WKH?ODVW?WKUHH?WUDQVDFWLRQV?FRXOG?EH?PHUJHG?LQWR?D?VLQJOH
GDWD?SKDVH?ZLWK?%\WH?(QDEOH???EHLQJ?GHDVVHUWHG?DQG?%\WH?(QDEOH???????DQG???EHLQJ
DVVHUWHG???0HUJLQJ?FDQ?QHYHU?EH?GRQH?WR?D?UDQJH?RI?,?2?RU?0HPRU\?0DSSHG?,?2?DGGUHVVHV
?QRW?SUHIHWFKDEOH??
1RWH???0HUJLQJ?DQG?FRPELQLQJ?FDQ?EH?GRQH?LQGHSHQGHQWO\?RI?HDFK?RWKHU???%\WHV?ZLWKLQ?D
’:25’?PD\?EH?PHUJHG?DQG?PHUJHG?’:25’V?FDQ?EH?FRPELQHG?ZLWK?RWKHU?’:25’V
ZKHQ?FRQGLWLRQV?DOORZ???$?GHYLFH?FDQ?LPSOHPHQW?RQO\?E\WH?PHUJLQJ??RQO\?FRPELQLQJ?
ERWK?E\WH?PHUJLQJ?DQG?FRPELQLQJ??RU?QHLWKHU?E\WH?PHUJLQJ?RU?FRPELQLQJ?
&ROODSVLQJ????LV?ZKHQ?D?VHTXHQFH?RI?PHPRU\?ZULWHV?WR?WKH?VDPH?ORFDWLRQ??E\WH??ZRUG??RU
’:25’?DGGUHVV??DUH?FROODSVHG?LQWR?D?VLQJOH?EXV?WUDQVDFWLRQ?
&ROODSVLQJ?LV?QRW?SHUPLWWHG?E\?3&,?EULGJHV??KRVW??3&,?WR?3&,??RU?VWDQGDUG?H[SDQVLRQ?
H[FHSW?DV?QRWHG?EHORZ???)RU?H[DPSOH??D?PHPRU\?ZULWH?WUDQVDFWLRQ?ZLWK?%\WH?(QDEOH??
DVVHUWHG?WR?’:25’?DGGUHVV?;??IROORZHG?E\?D?PHPRU\?ZULWH?DFFHVV?WR?WKH?VDPH?DGGUHVV
?;??DV?D?E\WH??ZRUG??RU?’:25’??RU?DQ\?RWKHU?FRPELQDWLRQ?RI?E\WHV?DOORZHG?E\?3&,
ZKHUH?%\WH?(QDEOH???LV?DVVHUWHG??FDQQRW?EH?PHUJHG?LQWR?D?VLQJOH?3&,?WUDQVDFWLRQ???7KHVH
WZR?DFFHVVHV?PXVW?DSSHDU?RQ?3&,?DV?WZR?VHSDUDWH?DQG?GLVWLQFW?WUDQVDFWLRQV?
1RWH???7KH?FRPELQLQJ?DQG?PHUJLQJ?RI?,?2?DQG?&RQILJXUDWLRQ?WUDQVDFWLRQV?DUH?QRW
DOORZHG???7KH?FROODSVLQJ?RI?GDWD?RI?DQ\?W\SH?RI?WUDQVDFWLRQ??&RQILJXUDWLRQ??0HPRU\??RU
,?2??LV?QHYHU?DOORZHG??H[FHSW?ZKHUH?QRWHG?EHORZ??
1RWH???,I?D?GHYLFH?FDQQRW?WROHUDWH?PHPRU\?ZULWH?FRPELQLQJ??LW?KDV?EHHQ?GHVLJQHG
LQFRUUHFWO\???,I?D?GHYLFH?FDQQRW?WROHUDWH?PHPRU\?ZULWH?E\WH?PHUJLQJ??LW?PXVW?PDUN?LWVHOI?DV
QRW?SUHIHWFKDEOH????5HIHU?WR?6HFWLRQ??????????IRU?D?GHVFULSWLRQ?RI?SUHIHWFKDEOH????$?GHYLFH
WKDW?PDUNV?LWVHOI?SUHIHWFKDEOH?PXVW?WROHUDWH?FRPELQLQJ??ZLWKRXW?UHRUGHULQJ??DQG?E\WH
PHUJLQJ??ZLWKRXW?FROODSVLQJ??RI?ZULWHV?DV?GHVFULEHG?SUHYLRXVO\???$?GHYLFH?LV?H[SOLFLWO\
QRW?UHTXLUHG?WR?WROHUDWH?UHRUGHULQJ?RI?’:25’V?RU?FROODSVLQJ?RI?GDWD???$?SUHIHWFKDEOH
DGGUHVV?UDQJH?PD\?KDYH?ZULWH?VLGH?HIIHFWV??EXW?LW?PD\?QRW?KDYH?UHDG?VLGH?HIIHFWV???$
EULGJH??KRVW?EXV??3&,?WR?3&,??RU?VWDQGDUG?H[SDQVLRQ?EXV??FDQQRW?UHRUGHU?’:25’V?LQ
DQ\?VSDFH??HYHQ?LQ?D?SUHIHWFKDEOH?VSDFH?
%ULGJHV?PD\?RSWLRQDOO\?DOORZ?GDWD?WR?EH?FROODSVHG?LQ?D?VSHFLILF?DGGUHVV?UDQJH?ZKHQ?D
GHYLFH?GULYHU?LQGLFDWHV?WKDW?WKHUH?DUH?QR?DGYHUVH?VLGH?HIIHFWV?GXH?WR?FROODSVLQJ???+RZ?D
GHYLFH?GULYHU?LQGLFDWHV?WKLV?WR?WKH?V\VWHP?LV?EH\RQG?WKH?VFRSH?RI?WKLV?VSHFLILFDWLRQ?
Revision 2.2
46
Implementation Note: Combining, Merging, and Collapsing
%ULGJHV?WKDW?SRVW?PHPRU\?ZULWH?GDWD?VKRXOG?FRQVLGHU?LPSOHPHQWLQJ?&RPELQLQJ?DQG?%\WH
0HUJLQJ???7KH?FROODSVLQJ?RI?PXOWLSOH?PHPRU\?ZULWH?WUDQVDFWLRQV?LQWR?D?VLQJOH?3&,?EXV
WUDQVDFWLRQ?LV?QHYHU?DOORZHG??H[FHSW?DV?QRWHG?DERYH????7KH?FRPELQLQJ?RI?VHTXHQWLDO
’:25’?PHPRU\?ZULWHV?LQWR?D?3&,?EXUVW?KDV?VLJQLILFDQW?SHUIRUPDQFH?EHQHILWV???)RU
H[DPSOH??D?SURFHVVRU?LV?GRLQJ?D?ODUJH?QXPEHU?RI?’:25’?ZULWHV?WR?D?IUDPH?EXIIHU??:KHQ
WKH?KRVW?EXV?EULGJH?FRPELQHV?WKHVH?DFFHVVHV?LQWR?D?VLQJOH?3&,?WUDQVDFWLRQ??WKH?3&,?EXV
FDQ?NHHS?XS?ZLWK?D?KRVW?EXV?WKDW?LV?UXQQLQJ?IDVWHU?DQG?RU?ZLGHU?WKDQ?3&,?
7KH?PHUJLQJ?RI?E\WHV?ZLWKLQ?D?VLQJOH?’:25’?SURYLGHV?D?SHUIRUPDQFH?LPSURYHPHQW?EXW
QRW?DV?VLJQLILFDQW?DV?FRPELQLQJ???+RZHYHU??IRU?XQDOLJQHG?PXOWL?E\WH?GDWD?WUDQVIHUV
PHUJLQJ?DOORZV?WKH?KRVW?EULGJH?WR?PHUJH?PLVDOLJQHG?GDWD?LQWR?VLQJOH?’:25’?PHPRU\
ZULWH?WUDQVDFWLRQV???7KLV?UHGXFHV??DW?D?PLQLPXP??WKH?QXPEHU?RI?3&,?WUDQVDFWLRQV?E\?D
IDFWRU?RI?WZR???:KHQ?WKH?EULGJH?PHUJHV?E\WHV?LQWR?D?’:25’?DQG?WKHQ?FRPELQHV
’:25’V?LQWR?D?EXUVW??WKH?QXPEHU?RI?WUDQVDFWLRQV?RQ?3&,?FDQ?EH?UHGXFHG?HYHQ?IXUWKHU
WKDQ?MXVW?E\?PHUJLQJ???:LWK?WKH?DGGLWLRQ?RI?FRPELQLQJ?VHTXHQWLDO?’:25’V??WKH?QXPEHU
RI?WUDQVDFWLRQV?RQ?3&,?FDQ?EH?UHGXFHG?HYHQ?IXUWKHU???0HUJLQJ?GDWD??’:25’V??ZLWKLQ?D
VLQJOH?FDFKHOLQH?DSSHDUV?WR?KDYH?PLQLPDO?SHUIRUPDQFH?JDLQV?
3.3. Bus Transactions
7KH?WLPLQJ?GLDJUDPV?LQ?WKLV?VHFWLRQ?VKRZ?WKH?UHODWLRQVKLS?RI?VLJQLILFDQW?VLJQDOV?LQYROYHG
LQ????ELW?WUDQVDFWLRQV???:KHQ?D?VLJQDO?LV?GUDZQ?DV?D?VROLG?OLQH??LW?LV?DFWLYHO\?EHLQJ?GULYHQ
E\?WKH?FXUUHQW?PDVWHU?RU?WDUJHW???:KHQ?D?VLJQDO?LV?GUDZQ?DV?D?GDVKHG?OLQH??QR?DJHQW?LV
DFWLYHO\?GULYLQJ?LW???+RZHYHU??LW?PD\?VWLOO?EH?DVVXPHG?WR?FRQWDLQ?D?VWDEOH?YDOXH?LI?WKH
GDVKHG?OLQH?LV?DW?WKH?KLJK?UDLO???7UL?VWDWHG?VLJQDOV?DUH?LQGLFDWHG?WR?KDYH?LQGHWHUPLQDWH
YDOXHV?ZKHQ?WKH?GDVKHG?OLQH?LV?EHWZHHQ?WKH?WZR?UDLOV??H?J???AD?RU?C/BE#?OLQHV????:KHQ?D
VROLG?OLQH?EHFRPHV?D?GRWWHG?OLQH??LW?LQGLFDWHV?WKH?VLJQDO?ZDV?DFWLYHO\?GULYHQ?DQG?QRZ?LV?WUL?
VWDWHG???:KHQ?D?VROLG?OLQH?PDNHV?D?ORZ?WR?KLJK?WUDQVLWLRQ?DQG?WKHQ?EHFRPHV?D?GRWWHG?OLQH?
LW?LQGLFDWHV?WKH?VLJQDO?ZDV?DFWLYHO\?GULYHQ?KLJK?WR?SUHFKDUJH?WKH?EXV?DQG?WKHQ?WUL?VWDWHG?
7KH?F\FOHV?EHIRUH?DQG?DIWHU?HDFK?WUDQVDFWLRQ?ZLOO?EH?GLVFXVVHG?LQ?6HFWLRQ?????
Revision 2.2
47
3.3.1. Read Transaction
)LJXUH?????LOOXVWUDWHV?D?UHDG?WUDQVDFWLRQ?DQG?VWDUWV?ZLWK?DQ?DGGUHVV?SKDVH?ZKLFK?RFFXUV
ZKHQ?FRAME#?LV?DVVHUWHG?IRU?WKH?ILUVW?WLPH?DQG?RFFXUV?RQ?FORFN?????’XULQJ?WKH?DGGUHVV
SKDVH??AD[31::00]?FRQWDLQ?D?YDOLG?DGGUHVV?DQG?C/BE[3::0]#?FRQWDLQ?D?YDOLG?EXV
FRPPDQG?
FRAME#
CLK
TRDY#
IRDY#
AD
DEVSEL#
C/BE#
ADDRESS
BUS CMD
DATA-1 DATA-2 DATA-3
BE#'s
1 2 3 4 5 6 7 8 9
DATA TRANSFER
DATA TRANSFER
DATA TRANSFER
WAIT
ADDRESS
PHASE
DATA
PHASE
DATA
PHASE
WAIT
DATA
PHASE
WAIT
BUS TRANSACTION
)LJXUH???????%DVLF?5HDG?2SHUDWLRQ
7KH?ILUVW?FORFN?RI?WKH?ILUVW?GDWD?SKDVH?LV?FORFN?????’XULQJ?WKH?GDWD?SKDVH??C/BE#?LQGLFDWH
ZKLFK?E\WH?ODQHV?DUH?LQYROYHG?LQ?WKH?FXUUHQW?GDWD?SKDVH???$?GDWD?SKDVH?PD\?FRQVLVW?RI
ZDLW?F\FOHV?DQG?D?GDWD?WUDQVIHU???7KH?C/BE#?RXWSXW?EXIIHUV?PXVW?UHPDLQ?HQDEOHG??IRU
ERWK?UHDG?DQG?ZULWHV??IURP?WKH?ILUVW?FORFN?RI?WKH?GDWD?SKDVH?WKURXJK?WKH?HQG?RI?WKH
WUDQVDFWLRQ???7KLV?HQVXUHV?C/BE#?DUH?QRW?OHIW?IORDWLQJ?IRU?ORQJ?LQWHUYDOV???7KH?C/BE#
OLQHV?FRQWDLQ?YDOLG?E\WH?HQDEOH?LQIRUPDWLRQ?GXULQJ?WKH?HQWLUH?GDWD?SKDVH?LQGHSHQGHQW?RI
WKH?VWDWH?RI?IRDY#???7KH?C/BE#?OLQHV?FRQWDLQ?WKH?E\WH?HQDEOH?LQIRUPDWLRQ?IRU?GDWD?SKDVH
1???RQ?WKH?FORFN?IROORZLQJ?WKH?FRPSOHWLRQ?RI?WKH?GDWD?SKDVH?1???7KLV?LV?QRW?VKRZQ?LQ
)LJXUH?????EHFDXVH?D?EXUVW?UHDG?WUDQVDFWLRQ?W\SLFDOO\?KDV?DOO?E\WH?HQDEOHV?DVVHUWHG?
KRZHYHU??LW?LV?VKRZQ?LQ?)LJXUH???????1RWLFH?RQ?FORFN???LQ?)LJXUH??????WKH?PDVWHU?LQVHUWHG?D
ZDLW?VWDWH?E\?GHDVVHUWLQJ?IRDY#???+RZHYHU??WKH?E\WH?HQDEOHV?IRU?GDWD?SKDVH???DUH?YDOLG
RQ?FORFN???DQG?UHPDLQ?YDOLG?XQWLO?WKH?GDWD?SKDVH?FRPSOHWHV?RQ?FORFN???
7KH?ILUVW?GDWD?SKDVH?RQ?D?UHDG?WUDQVDFWLRQ?UHTXLUHV?D?WXUQDURXQG?F\FOH??HQIRUFHG?E\?WKH
WDUJHW?YLD?TRDY#????,Q?WKLV?FDVH??WKH?DGGUHVV?LV?YDOLG?RQ?FORFN???DQG?WKHQ?WKH?PDVWHU?VWRSV
GULYLQJ?AD???7KH?HDUOLHVW?WKH?WDUJHW?FDQ?SURYLGH?YDOLG?GDWD?LV?FORFN?????7KH?WDUJHW?PXVW
GULYH?WKH?AD?OLQHV?IROORZLQJ?WKH?WXUQDURXQG?F\FOH?ZKHQ?DEVSEL#?LV?DVVHUWHG???2QFH
HQDEOHG??WKH?RXWSXW?EXIIHUV?PXVW?VWD\?HQDEOHG?WKURXJK?WKH?HQG?RI?WKH?WUDQVDFWLRQ????7KLV
HQVXUHV?WKDW?WKH?AD?OLQHV?DUH?QRW?OHIW?IORDWLQJ?IRU?ORQJ?LQWHUYDOV??
2QH?ZD\?IRU?D?GDWD?SKDVH?WR?FRPSOHWH?LV?ZKHQ?GDWD?LV?WUDQVIHUUHG??ZKLFK?RFFXUV?ZKHQ
ERWK?IRDY#?DQG?TRDY#?DUH?DVVHUWHG?RQ?WKH?VDPH?ULVLQJ?FORFN?HGJH???7KHUH?DUH?RWKHU
FRQGLWLRQV?WKDW?FRPSOHWH?D?GDWD?SKDVH?DQG?WKHVH?DUH?GLVFXVVHG?LQ?6HFWLRQ?????????
Revision 2.2
48
?TRDY#?FDQQRW?EH?GULYHQ?XQWLO?DEVSEL#?LV?DVVHUWHG????:KHQ?HLWKHU?IRDY#?RU?TRDY#
LV?GHDVVHUWHG??D?ZDLW?F\FOH?LV?LQVHUWHG?DQG?QR?GDWD?LV?WUDQVIHUUHG???$V?QRWHG?LQ?)LJXUH?????
GDWD?LV?VXFFHVVIXOO\?WUDQVIHUUHG?RQ?FORFNV???????DQG???DQG?ZDLW?F\FOHV?DUH?LQVHUWHG?RQ
FORFNV???????DQG?????7KH?ILUVW?GDWD?SKDVH?FRPSOHWHV?LQ?WKH?PLQLPXP?WLPH?IRU?D?UHDG
WUDQVDFWLRQ???7KH?VHFRQG?GDWD?SKDVH?LV?H[WHQGHG?RQ?FORFN???EHFDXVH?TRDY#?LV
GHDVVHUWHG???7KH?ODVW?GDWD?SKDVH?LV?H[WHQGHG?EHFDXVH?IRDY#?ZDV?GHDVVHUWHG?RQ?FORFN???
7KH?PDVWHU?NQRZV?DW?FORFN???WKDW?WKH?QH[W?GDWD?SKDVH?LV?WKH?ODVW???+RZHYHU??EHFDXVH?WKH
PDVWHU?LV?QRW?UHDG\?WR?FRPSOHWH?WKH?ODVW?WUDQVIHU??IRDY#?LV?GHDVVHUWHG?RQ?FORFN????
FRAME#?VWD\V?DVVHUWHG???2QO\?ZKHQ?IRDY#?LV?DVVHUWHG?FDQ?FRAME#?EH?GHDVVHUWHG?DV
RFFXUV?RQ?FORFN????LQGLFDWLQJ?WR?WKH?WDUJHW?WKDW?WKLV?LV?WKH?ODVW?GDWD?SKDVH?RI?WKH
WUDQVDFWLRQ?
3.3.2. Write Transaction
)LJXUH?????LOOXVWUDWHV?D?ZULWH?WUDQVDFWLRQ???7KH?WUDQVDFWLRQ?VWDUWV?ZKHQ?FRAME#?LV
DVVHUWHG?IRU?WKH?ILUVW?WLPH?ZKLFK?RFFXUV?RQ?FORFN?????$?ZULWH?WUDQVDFWLRQ?LV?VLPLODU?WR?D
UHDG?WUDQVDFWLRQ?H[FHSW?QR?WXUQDURXQG?F\FOH?LV?UHTXLUHG?IROORZLQJ?WKH?DGGUHVV?SKDVH
EHFDXVH?WKH?PDVWHU?SURYLGHV?ERWK?DGGUHVV?DQG?GDWD???’DWD?SKDVHV?ZRUN?WKH?VDPH?IRU?ERWK
UHDG?DQG?ZULWH?WUDQVDFWLRQV?
FRAME#
CLK
TRDY#
IRDY#
AD
DEVSEL#
C/BE#
ADDRESS
BUS CMD
DATA-3
1 2 3 4 5 6 7 8 9
ADDRESS
PHASE
DATA
PHASE
DATA
PHASE
DATA TRANSFER
DATA TRANSFER
WAIT
WAIT
DATA-1 DATA-2
WAIT
DATA TRANSFER
DATA
PHASE
BE#'s-1 BE#'s-3 BE#'s-2
BUS TRANSACTION
)LJXUH???????%DVLF?:ULWH?2SHUDWLRQ
,Q?)LJXUH??????WKH?ILUVW?DQG?VHFRQG?GDWD?SKDVHV?FRPSOHWH?ZLWK?]HUR?ZDLW?F\FOHV???+RZHYHU?
WKH?WKLUG?GDWD?SKDVH?KDV?WKUHH?ZDLW?F\FOHV?LQVHUWHG?E\?WKH?WDUJHW???1RWLFH?ERWK?DJHQWV?LQVHUW
D?ZDLW?F\FOH?RQ?FORFN?????IRDY#?PXVW?EH?DVVHUWHG?ZKHQ?FRAME#?LV?GHDVVHUWHG
LQGLFDWLQJ?WKH?ODVW?GDWD?SKDVH?
7KH?GDWD?WUDQVIHU?ZDV?GHOD\HG?E\?WKH?PDVWHU?RQ?FORFN???EHFDXVH?IRDY#?ZDV?GHDVVHUWHG?
7KH?ODVW?GDWD?SKDVH?LV?VLJQDOHG?E\?WKH?PDVWHU?RQ?FORFN????EXW?LW?GRHV?QRW?FRPSOHWH?XQWLO
FORFN???
Revision 2.2
49
1RWH???$OWKRXJK?WKLV?DOORZHG?WKH?PDVWHU?WR?GHOD\?GDWD??LW?GLG?QRW?DOORZ?WKH?E\WH?HQDEOHV?WR
EH?GHOD\HG?
3.3.3. Transaction Termination
7HUPLQDWLRQ?RI?D?3&,?WUDQVDFWLRQ?PD\?EH?LQLWLDWHG?E\?HLWKHU?WKH?PDVWHU?RU?WKH?WDUJHW?
:KLOH?QHLWKHU?FDQ?DFWXDOO\?VWRS?WKH?WUDQVDFWLRQ?XQLODWHUDOO\??WKH?PDVWHU?UHPDLQV?LQ
XOWLPDWH?FRQWURO??EULQJLQJ?DOO?WUDQVDFWLRQV?WR?DQ?RUGHUO\?DQG?V\VWHPDWLF?FRQFOXVLRQ
UHJDUGOHVV?RI?ZKDW?FDXVHG?WKH?WHUPLQDWLRQ???$OO?WUDQVDFWLRQV?DUH?FRQFOXGHG?ZKHQ
FRAME#?DQG?IRDY#?DUH?ERWK?GHDVVHUWHG??LQGLFDWLQJ?DQ?,GOH?VWDWH??H?J???FORFN???LQ
)LJXUH??????
3.3.3.1. Master Initiated Termination
7KH?PHFKDQLVP?XVHG?LQ?PDVWHU?LQLWLDWHG?WHUPLQDWLRQ?LV?ZKHQ?FRAME#?LV?GHDVVHUWHG?DQG
IRDY#?LV?DVVHUWHG???7KLV?FRQGLWLRQ?VLJQDOV?WKH?WDUJHW?WKDW?WKH?ILQDO?GDWD?SKDVH?LV?LQ
SURJUHVV???7KH?ILQDO?GDWD?WUDQVIHU?RFFXUV?ZKHQ?ERWK?IRDY#?DQG?TRDY#?DUH?DVVHUWHG?
7KH?WUDQVDFWLRQ?UHDFKHV?FRPSOHWLRQ?ZKHQ?ERWK?FRAME#?DQG?IRDY#?DUH?GHDVVHUWHG
?,GOH?VWDWH??
7KH?PDVWHU?PD\?LQLWLDWH?WHUPLQDWLRQ?XVLQJ?WKLV?PHFKDQLVP?IRU?RQH?RI?WZR?UHDVRQV?
Completion refers to termination when the master has concluded its intended
transaction. This is the most common reason for termination.
Timeout U efers to termination when the master’s GNT# line is deasserted and
its internal Latency Timer has expired. The intended transaction is
not necessarily concluded. The timer may have expired because of
target-induced access latency or because the intended operation was
very long. Refer to Section 3.5.4. for a description of the Latency
Timer operation.
A Memory Write and Invalidate transaction is not governed by the
Latency Timer except at cacheline boundaries. A master that initiates
a transaction with the Memory Write and Invalidate command ignores
the Latency Timer until a cacheline boundary. When the transaction
reaches a cacheline boundary and the Latency Timer has expired (and
GNT# is deasserted), the master must terminate the transaction.
$?PRGLILHG?YHUVLRQ?RI?WKLV?WHUPLQDWLRQ?PHFKDQLVP?DOORZV?WKH?PDVWHU?WR?WHUPLQDWH?WKH
WUDQVDFWLRQ?ZKHQ?QR?WDUJHW?UHVSRQGV???7KLV?DEQRUPDO?WHUPLQDWLRQ?LV?UHIHUUHG?WR?DV?0DVWHU?
$ERUW???$OWKRXJK?LW?PD\?FDXVH?D?IDWDO?HUURU?IRU?WKH?DSSOLFDWLRQ?RULJLQDOO\?UHTXHVWLQJ?WKH
WUDQVDFWLRQ??WKH?WUDQVDFWLRQ?FRPSOHWHV?JUDFHIXOO\??WKXV?SUHVHUYLQJ?QRUPDO?3&,?RSHUDWLRQ
IRU?RWKHU?DJHQWV?
7ZR?H[DPSOHV?RI?QRUPDO?FRPSOHWLRQ?DUH?VKRZQ?LQ?)LJXUH???????7KH?ILQDO?GDWD?SKDVH?LV
LQGLFDWHG?E\?WKH?GHDVVHUWLRQ?RI?FRAME#?DQG?WKH?DVVHUWLRQ?RI?IRDY#???7KH?ILQDO?GDWD
SKDVH?FRPSOHWHV?ZKHQ?FRAME#?LV?GHDVVHUWHG?DQG?IRDY#?DQG?TRDY#?DUH?ERWK
DVVHUWHG???7KH?EXV?UHDFKHV?DQ?,GOH?VWDWH?ZKHQ?IRDY#?LV?GHDVVHUWHG??ZKLFK?RFFXUV?RQ
FORFN?????%HFDXVH?WKH?WUDQVDFWLRQ?KDV?FRPSOHWHG??TRDY#?LV?GHDVVHUWHG?RQ?FORFN???DOVR?
1RWH???TRDY# LV?QRW?UHTXLUHG?WR?EH?DVVHUWHG?RQ?FORFN????EXW?FRXOG?KDYH?GHOD\HG?WKH?ILQDO
GDWD?WUDQVIHU??DQG?WUDQVDFWLRQ?WHUPLQDWLRQ??XQWLO?LW?LV?UHDG\?E\?GHOD\LQJ?WKH?ILQDO?DVVHUWLRQ
Revision 2.2
50
RI?TRDY#???,I?WKH?WDUJHW?GRHV?WKDW??WKH?PDVWHU?LV?UHTXLUHG?WR?NHHS?IRDY#?DVVHUWHG?XQWLO
WKH?ILQDO?GDWD?WUDQVIHU?RFFXUV?
CLK
TRDY#
IRDY#
1 2 3 4 1 2 3 4
T/O
T/O
FRAME#
GNT#
)LJXUH???????0DVWHU?,QLWLDWHG?7HUPLQDWLRQ
%RWK?VLGHV?RI?)LJXUH?????FRXOG?KDYH?EHHQ?FDXVHG?E\?D?WLPHRXW?WHUPLQDWLRQ???2Q?WKH?OHIW
VLGH??FRAME#?LV?GHDVVHUWHG?RQ?FORFN???EHFDXVH?WKH?WLPHU?H[SLUHV??GNT#?LV?GHDVVHUWHG?
DQG?WKH?PDVWHU?LV?UHDG\??IRDY#?DVVHUWHG??IRU?WKH?ILQDO?WUDQVIHU???%HFDXVH?GNT#?ZDV
GHDVVHUWHG?ZKHQ?WKH?WLPHU?H[SLUHG??FRQWLQXHG?XVH?RI?WKH?EXV?LV?QRW?DOORZHG?H[FHSW?ZKHQ
XVLQJ?WKH?0HPRU\?:ULWH?DQG?,QYDOLGDWH?FRPPDQG??UHIHU?WR?6HFWLRQ??????????ZKLFK?PXVW
EH?VWRSSHG?DW?WKH?FDFKHOLQH?ERXQGDU\???7HUPLQDWLRQ?WKHQ?SURFHHGV?DV?QRUPDO???,I?TRDY#
LV?GHDVVHUWHG?RQ?FORFN????WKDW?GDWD?SKDVH?FRQWLQXHV?XQWLO?TRDY#?LV?DVVHUWHG???FRAME#
PXVW?UHPDLQ?GHDVVHUWHG?DQG?IRDY#?PXVW?UHPDLQ?DVVHUWHG?XQWLO?WKH?GDWD?SKDVH?FRPSOHWHV?
7KH?ULJKW?KDQG?H[DPSOH?VKRZV?D?WLPHU?H[SLULQJ?RQ?FORFN?????%HFDXVH?WKH?PDVWHU?LV?QRW
UHDG\?WR?WUDQVIHU?GDWD??IRDY#?LV?GHDVVHUWHG?RQ?FORFN?????FRAME#?LV?UHTXLUHG?WR?VWD\
DVVHUWHG???FRAME#?LV?GHDVVHUWHG?RQ?FORFN???EHFDXVH?WKH?PDVWHU?LV?UHDG\??IRDY#?LV
DVVHUWHG??WR?FRPSOHWH?WKH?WUDQVDFWLRQ?RQ?FORFN?????7KH?PDVWHU?PXVW?EH?GULYLQJ?YDOLG?GDWD
?ZULWH??RU?EH?FDSDEOH?RI?UHFHLYLQJ?GDWD??UHDG??ZKHQHYHU?IRDY#?LV?DVVHUWHG???7KLV?GHOD\?LQ
WHUPLQDWLRQ?VKRXOG?QRW?EH?H[WHQGHG?PRUH?WKDQ?WZR?RU?WKUHH?FORFNV???$OVR?QRWH?WKDW?WKH
WUDQVDFWLRQ?QHHG?QRW?EH?WHUPLQDWHG?DIWHU?WLPHU?H[SLUDWLRQ?XQOHVV?GNT#?LV?GHDVVHUWHG?
0DVWHU?$ERUW?WHUPLQDWLRQ??DV?VKRZQ?LQ?)LJXUH??????LV?DQ?DEQRUPDO?FDVH??H[FHSW?IRU
FRQILJXUDWLRQ?RU?6SHFLDO?&\FOH?FRPPDQGV??RI?PDVWHU?LQLWLDWHG?WHUPLQDWLRQ???$?PDVWHU
GHWHUPLQHV?WKDW?WKHUH?ZLOO?EH?QR?UHVSRQVH?WR?D?WUDQVDFWLRQ?LI?DEVSEL#?UHPDLQV
GHDVVHUWHG?RQ?FORFN??????)RU?D?FRPSOHWH?GHVFULSWLRQ?RI?DEVSEL#?RSHUDWLRQ??UHIHU?WR
6HFWLRQ??????????7KH?PDVWHU?PXVW?DVVXPH?WKDW?WKH?WDUJHW?RI?WKH?DFFHVV?LV?LQFDSDEOH?RI
GHDOLQJ?ZLWK?WKH?UHTXHVWHG?WUDQVDFWLRQ?RU?WKDW?WKH?DGGUHVV?ZDV?EDG?DQG?PXVW?QRW?UHSHDW
WKH?WUDQVDFWLRQ???2QFH?WKH?PDVWHU?KDV?GHWHFWHG?WKH?PLVVLQJ?DEVSEL#??FORFN???LQ?WKLV
H[DPSOH???FRAME#?LV?GHDVVHUWHG?RQ?FORFN???DQG?IRDY#?LV?GHDVVHUWHG?RQ?FORFN?????7KH
HDUOLHVW?D?PDVWHU?FDQ?WHUPLQDWH?D?WUDQVDFWLRQ?ZLWK?0DVWHU?$ERUW?LV?ILYH?FORFNV?DIWHU
FRAME#?ZDV?ILUVW?VDPSOHG?DVVHUWHG??ZKLFK?RFFXUV?ZKHQ?WKH?PDVWHU?DWWHPSWV?D?VLQJOH
GDWD?WUDQVIHU???,I?D?EXUVW?LV?DWWHPSWHG??WKH?WUDQVDFWLRQ?LV?ORQJHU?WKDQ?ILYH?FORFNV???+RZHYHU?
WKH?PDVWHU?PD\?WDNH?ORQJHU?WR?GHDVVHUW?FRAME#?DQG?WHUPLQDWH?WKH?DFFHVV???7KH?PDVWHU
PXVW?VXSSRUW?WKH?FRAME#????IRDY#?UHODWLRQVKLS?RQ?DOO?WUDQVDFWLRQV?LQFOXGLQJ?0DVWHU?
$ERUW???FRAME#?FDQQRW?EH?GHDVVHUWHG?EHIRUH?IRDY#?LV?DVVHUWHG??DQG?IRDY#?PXVW
Revision 2.2
51
UHPDLQ?DVVHUWHG?IRU?DW?OHDVW?RQH?FORFN?DIWHU?FRAME#?LV?GHDVVHUWHG?HYHQ?ZKHQ?WKH
WUDQVDFWLRQ?LV?WHUPLQDWHG?ZLWK?0DVWHU?$ERUW?
$OWHUQDWLYHO\??IRDY#?FRXOG?EH?GHDVVHUWHG?RQ?FORFN????LI?FRAME#?ZDV?GHDVVHUWHG?DV?LQ
WKH?FDVH?RI?D?WUDQVDFWLRQ?ZLWK?D?VLQJOH?GDWD?SKDVH???7KH?PDVWHU?ZLOO?QRUPDOO\?QRW?UHSHDW?D
WUDQVDFWLRQ?WHUPLQDWHG?ZLWK?0DVWHU?$ERUW????5HIHU?WR?6HFWLRQ??????????1RWH???,I?DEVSEL#
KDG?EHHQ?DVVHUWHG?RQ?FORFNV??????????RU???RI?WKLV?H[DPSOH??LW?ZRXOG?LQGLFDWH?WKH?UHTXHVW
KDG?EHHQ?DFNQRZOHGJHG?E\?DQ?DJHQW?DQG?0DVWHU?$ERUW?WHUPLQDWLRQ?ZRXOG?QRW?EH
SHUPLVVLEOH?
7KH?KRVW?EXV?EULGJH??LQ?3&?FRPSDWLEOH?V\VWHPV??PXVW?UHWXUQ?DOO???V?RQ?D?UHDG?WUDQVDFWLRQ
DQG?GLVFDUG?GDWD?RQ?D?ZULWH?WUDQVDFWLRQ?ZKHQ?WHUPLQDWHG?ZLWK?0DVWHU?$ERUW???7KH?EULGJH
LV?UHTXLUHG?WR?VHW?WKH?0DVWHU?$ERUW?GHWHFWHG?ELW?LQ?WKH?VWDWXV?UHJLVWHU???2WKHU?PDVWHU
GHYLFHV?PD\?UHSRUW?WKLV?FRQGLWLRQ?DV?DQ?HUURU?E\?VLJQDOLQJ?SERR#?ZKHQ?WKH?PDVWHU
FDQQRW?UHSRUW?WKH?HUURU?WKURXJK?LWV?GHYLFH?GULYHU???$?3&,?WR?3&,?EULGJH?PXVW?VXSSRUW?3&
FRPSDWLELOLW\?DV?GHVFULEHG?IRU?WKH?KRVW?EXV?EULGJH???:KHQ?WKH?3&,?WR?3&,?EULGJH?LV?XVHG
LQ?RWKHU?V\VWHPV??WKH?EULGJH?EHKDYHV?OLNH?RWKHU?PDVWHUV?DQG?UHSRUWV?DQ?HUURU???3UHIHWFKLQJ
RI?UHDG?GDWD?EH\RQG?WKH?DFWXDO?UHTXHVW?E\?D?EULGJH?PXVW?EH?WRWDOO\?WUDQVSDUHQW?WR?WKH
V\VWHP???7KLV?PHDQV?WKDW?ZKHQ?D?SUHIHWFKHG?WUDQVDFWLRQ?LV?WHUPLQDWHG?ZLWK?0DVWHU?$ERUW?
WKH?EULGJH?PXVW?VLPSO\?VWRS?WKH?WUDQVDFWLRQ?DQG?FRQWLQXH?QRUPDO?RSHUDWLRQ?ZLWKRXW
UHSRUWLQJ?DQ?HUURU???7KLV?RFFXUV?ZKHQ?D?WUDQVDFWLRQ?LV?QRW?FODLPHG?E\?D?WDUJHW?
TRDY#
DEVSEL#
IRDY#
CLK
NO RESPONSE
ACKNOWLEDGE
FAST MED SLOW SUB
FRAME#
1 2 3 4 5 6 7 8
)LJXUH???????0DVWHU?$ERUW?7HUPLQDWLRQ
,Q?VXPPDU\??WKH?IROORZLQJ?JHQHUDO?UXOHV?JRYHUQ?FRAME#?DQG?IRDY#?LQ?DOO?3&,
WUDQVDFWLRQV?
?? FRAME#?DQG?LWV?FRUUHVSRQGLQJ?IRDY#?GHILQH?WKH?%XV\?,GOH?VWDWH?RI?WKH?EXV??ZKHQ
HLWKHU?LV?DVVHUWHG??WKH?EXV?LV?%XV\??ZKHQ?ERWK?DUH?GHDVVHUWHG??WKH?EXV?LV?,GOH?
?? 2QFH?FRAME#?KDV?EHHQ?GHDVVHUWHG??LW?FDQQRW?EH?UHDVVHUWHG?GXULQJ?WKH?VDPH
WUDQVDFWLRQ?
?? FRAME#?FDQQRW?EH?GHDVVHUWHG?XQOHVV?IRDY#?LV?DVVHUWHG????IRDY#?PXVW?DOZD\V?EH
DVVHUWHG?RQ?WKH?ILUVW?FORFN?HGJH?WKDW?FRAME#?LV?GHDVVHUWHG??
?? 2QFH?D?PDVWHU?KDV?DVVHUWHG?IRDY#,?LW?FDQQRW?FKDQJH?IRDY#?RU?FRAME#?XQWLO?WKH
FXUUHQW?GDWD?SKDVH?FRPSOHWHV?
?? 7KH?PDVWHU?PXVW?GHDVVHUW?IRDY#?WKH?FORFN?DIWHU?WKH?FRPSOHWLRQ?RI?WKH?ODVW?GDWD
SKDVH?
Revision 2.2
52
3.3.3.2. Target Initiated Termination
8QGHU?PRVW?FRQGLWLRQV??WKH?WDUJHW?LV?DEOH?WR?VRXUFH?RU?VLQN?WKH?GDWD?UHTXHVWHG?E\?WKH
PDVWHU?XQWLO?WKH?PDVWHU?WHUPLQDWHV?WKH?WUDQVDFWLRQ???%XW?ZKHQ?WKH?WDUJHW?LV?XQDEOH?WR
FRPSOHWH?WKH?UHTXHVW??LW?PD\?XVH?WKH?STOP#?VLJQDO?WR?LQLWLDWH?WHUPLQDWLRQ?RI?WKH
WUDQVDFWLRQ???+RZ?WKH?WDUJHW?FRPELQHV?STOP#?ZLWK?RWKHU?VLJQDOV?ZLOO?LQGLFDWH?WR?WKH
PDVWHU?VRPHWKLQJ?DERXW?WKH?FRQGLWLRQ?ZKLFK?OHDG?WR?WKH?WHUPLQDWLRQ?
7KH?WKUHH?W\SHV?RI?WDUJHW?LQLWLDWHG?WHUPLQDWLRQ?DUH?
5HWU\ refers to termination requested before any data is transferred because
the target is busy and temporarily unable to process the transaction.
This condition may occur, for example, because the device cannot
meet the initial latency requirement, is currently locked by another
master, or there is a conflict for a internal resource.
Retry is a special case of Disconnect without data being transferred on
the initial data phase.
The target signals Retry by asserting STOP# and not asserting
TRDY# on the initial data phase of the transaction (STOP# cannot be
asserted during the turn-around cycle between the address phase and
first data phase of a read transaction). When the target uses Retry, no
data is transferred.
Disconnect refers to termination requested with or after data was transferred on
the initial data phase because the target is unable to respond within the
target subsequent latency requirement and, therefore, is temporarily
unable to continue bursting. This might be because the burst crosses a
resource boundary or a resource conflict occurs. Data may or may not
transfer on the data phase where Disconnect is signaled. Notice that
Disconnect differs from Retry in that Retry is always on the initial
data phase, and no data transfers. If data is transferred with or before
the target terminates the transaction, it is a Disconnect. This may also
occur on the initial data phase because the target is not capable of
doing a burst.
Disconnect with data may be signaled on any data phase by asserting
TRDY# and STOP# together. This termination is used when the
target is only willing to complete the current data phase and no more.
Disconnect without data may be signaled on any subsequent data
phase (meaning data was transferred on the previous data phase) by
deasserting TRDY# and asserting STOP#.
Revision 2.2
53
Target-Abort refers to an abnormal termination requested because the target
detected a fatal error or the target will never be able to complete the
request. Although it may cause a fatal error for the application
originally requesting the transaction, the transaction completes
gracefully, thus, preserving normal operation for other agents. For
example, a master requests all bytes in an I/O Address Space
DWORD to be read, but the target design restricts access to a single
byte in this range. Since the target cannot complete the request, the
target terminates the request with Target-Abort.
Once the target has claimed an access by asserting DEVSEL#, it can
signal Target-Abort on any subsequent clock. The target signals
Target-Abort by deasserting DEVSEL# and asserting STOP# at the
same time.
0RVW?WDUJHWV?ZLOO?EH?UHTXLUHG?WR?LPSOHPHQW?DW?OHDVW?5HWU\?FDSDELOLW\??EXW?DQ\?RWKHU
YHUVLRQV?RI?WDUJHW?LQLWLDWHG?WHUPLQDWLRQ?DUH?RSWLRQDO?IRU?WDUJHWV???0DVWHUV?PXVW?EH?FDSDEOH
RI?SURSHUO\?GHDOLQJ?ZLWK?WKHP?DOO???5HWU\?LV?RSWLRQDO?WR?YHU\?VLPSOH?WDUJHWV?WKDW?
• GR?QRW?VXSSRUW?H[FOXVLYH??ORFNHG??DFFHVVHV
• GR?QRW?KDYH?D?SRVWHG?PHPRU\?ZULWH?EXIIHU?ZKLFK?QHHGV?WR?EH?IOXVKHG?WR?PHHW?WKH?3&,
RUGHULQJ?UXOHV
• FDQQRW?JHW?LQWR?D?VWDWH?ZKHUH?WKH\?PD\?QHHG?WR?UHMHFW?DQ?DFFHVV
• FDQ?DOZD\V?PHHW?WDUJHW?LQLWLDO?ODWHQF\
$?WDUJHW?LV?SHUPLWWHG?WR?VLJQDO?’LVFRQQHFW?ZLWK?GDWD??DVVHUW?STOP# DQG?TRDY#??RQ?WKH
LQLWLDO?GDWD?SKDVH?HYHQ?LI?WKH?PDVWHU?LV?QRW?EXUVWLQJ??L?H???FRAME#?LV?GHDVVHUWHG?
3.3.3.2.1. Target Termination Signaling Rules
7KH?IROORZLQJ?JHQHUDO?UXOHV?JRYHUQ?FRAME#??IRDY#??TRDY#??STOP#??DQG
DEVSEL#?ZKLOH?WHUPLQDWLQJ?WUDQVDFWLRQV?
?? $?GDWD?SKDVH?FRPSOHWHV?RQ?DQ\?ULVLQJ?FORFN?HGJH?RQ?ZKLFK?IRDY#?LV?DVVHUWHG?DQG
HLWKHU?STOP#?RU?TRDY#?LV?DVVHUWHG?
?? ,QGHSHQGHQW?RI?WKH?VWDWH?RI?STOP#??D?GDWD?WUDQVIHU?WDNHV?SODFH?RQ?HYHU\?ULVLQJ?HGJH
RI?FORFN?ZKHUH?ERWK?IRDY#?DQG?TRDY#?DUH?DVVHUWHG?
?? 2QFH?WKH?WDUJHW?DVVHUWV?STOP#??LW?PXVW?NHHS?STOP#?DVVHUWHG?XQWLO?FRAME#?LV
GHDVVHUWHG??ZKHUHXSRQ?LW?PXVW?GHDVVHUW?STOP#?
?? 2QFH?D?WDUJHW?KDV?DVVHUWHG?TRDY#?RU?STOP#??LW?FDQQRW?FKDQJH?DEVSEL#?
TRDY#??RU?STOP#?XQWLO?WKH?FXUUHQW?GDWD?SKDVH?FRPSOHWHV?
?? :KHQHYHU?STOP#?LV?DVVHUWHG??WKH?PDVWHU?PXVW?GHDVVHUW?FRAME#?DV?VRRQ?DV?IRDY#
FDQ?EH?DVVHUWHG?
Revision 2.2
54
?? ,I?QRW?DOUHDG\?GHDVVHUWHG??TRDY#??STOP#??DQG?DEVSEL#?PXVW?EH?GHDVVHUWHG?WKH
FORFN?IROORZLQJ?WKH?FRPSOHWLRQ?RI?WKH?ODVW?GDWD?SKDVH?DQG?PXVW?EH?WUL?VWDWHG?WKH?QH[W
FORFN?
5XOH???PHDQV?WKDW?D?GDWD?SKDVH?FDQ?FRPSOHWH?ZLWK?RU?ZLWKRXW?TRDY# EHLQJ?DVVHUWHG?
:KHQ?D?WDUJHW?LV?XQDEOH?WR?FRPSOHWH?D?GDWD?WUDQVIHU??LW?FDQ?DVVHUW?STOP#?ZLWKRXW
DVVHUWLQJ?TRDY#?
:KHQ?ERWK?FRAME#?DQG?IRDY#?DUH?DVVHUWHG??WKH?PDVWHU?KDV?FRPPLWWHG?WR?FRPSOHWH
WZR?GDWD?SKDVHV???7KH?PDVWHU?LV?XQDEOH?WR?GHDVVHUW?FRAME#?XQWLO?WKH?FXUUHQW?GDWD?SKDVH
FRPSOHWHV?EHFDXVH?IRDY#?LV?DVVHUWHG???%HFDXVH?D?GDWD?SKDVH?LV?DOORZHG?WR?FRPSOHWH
ZKHQ?STOP#?DQG?IRDY#?DUH?DVVHUWHG??WKH?PDVWHU?LV?DOORZHG?WR?VWDUW?WKH?ILQDO?GDWD?SKDVH
E\?GHDVVHUWLQJ?FRAME#?DQG?NHHSLQJ?IRDY#?DVVHUWHG???7KH?PDVWHU?PXVW?GHDVVHUW
IRDY#?WKH?FORFN?DIWHU?WKH?FRPSOHWLRQ?RI?WKH?ODVW?GDWD?SKDVH?
5XOH???LQGLFDWHV?WKDW?GDWD?WUDQVIHUV?UHJDUGOHVV?RI?WKH?VWDWH?RI?STOP#?ZKHQ?ERWK?TRDY#
DQG?IRDY#?DUH?DVVHUWHG?
5XOH???PHDQV?WKDW?RQFH?STOP#?LV?DVVHUWHG??LW?PXVW?UHPDLQ?DVVHUWHG?XQWLO?WKH?WUDQVDFWLRQ
LV?FRPSOHWH???7KH?ODVW?GDWD?SKDVH?RI?D?WUDQVDFWLRQ?FRPSOHWHV?ZKHQ?FRAME#?LV
GHDVVHUWHG??IRDY#?LV?DVVHUWHG??DQG?STOP#??RU?TRDY#??LV?DVVHUWHG???7KH?WDUJHW?PXVW?QRW
DVVXPH?DQ\?WLPLQJ?UHODWLRQVKLS?EHWZHHQ?WKH?DVVHUWLRQ?RI?STOP#?DQG?WKH?GHDVVHUWLRQ?RI
FRAME#??EXW?PXVW?NHHS?STOP#?DVVHUWHG?XQWLO?FRAME#?LV?GHDVVHUWHG?DQG?IRDY#?LV
DVVHUWHG??WKH?ODVW?GDWD?SKDVH?FRPSOHWHV????STOP#?PXVW?EH?GHDVVHUWHG?RQ?WKH?FORFN
IROORZLQJ?WKH?FRPSOHWLRQ?RI?WKH?ODVW?GDWD?SKDVH?
:KHQ?ERWK?STOP#?DQG?TRDY#?DUH?DVVHUWHG?LQ?WKH?VDPH?GDWD?SKDVH??WKH?WDUJHW?ZLOO
WUDQVIHU?GDWD?LQ?WKDW?GDWD?SKDVH???,Q?WKLV?FDVH??TRDY#?PXVW?EH?GHDVVHUWHG?ZKHQ?WKH?GDWD
SKDVH?FRPSOHWHV???$V?EHIRUH??STOP#?PXVW?UHPDLQ?DVVHUWHG?XQWLO?WKH?WUDQVDFWLRQ?HQGV
ZKHUHXSRQ?LW?LV?GHDVVHUWHG?
,I?WKH?WDUJHW?UHTXLUHV?ZDLW?VWDWHV?LQ?WKH?GDWD?SKDVH?ZKHUH?LW?DVVHUWV?STOP#??LW?PXVW?GHOD\
WKH?DVVHUWLRQ?RI?STOP#?XQWLO?LW?LV?UHDG\?WR?FRPSOHWH?WKH?GDWD?SKDVH?
5XOH???PHDQV?WKH?WDUJHW?LV?QRW?DOORZHG?WR?FKDQJH?LWV?PLQG?RQFH?LW?KDV?FRPPLWWHG?WR
FRPSOHWH?WKH?FXUUHQW?GDWD?SKDVH???&RPPLWWLQJ?WR?FRPSOHWH?D?GDWD?SKDVH?RFFXUV?ZKHQ?WKH
WDUJHW?DVVHUWV?HLWKHU?TRDY#?RU?STOP#.??7KH?WDUJHW?FRPPLWV?WR?
• 7UDQVIHU?GDWD?LQ?WKH?FXUUHQW?GDWD?SKDVH?DQG?FRQWLQXH?WKH?WUDQVDFWLRQ??LI?D?EXUVW??E\
DVVHUWLQJ?TRDY#?DQG?QRW?DVVHUWLQJ?STOP#
• 7UDQVIHU?GDWD?LQ?WKH?FXUUHQW?GDWD?SKDVH?DQG?WHUPLQDWH?WKH?WUDQVDFWLRQ?E\?DVVHUWLQJ
ERWK?TRDY#?DQG STOP#
• 1RW?WUDQVIHU?GDWD?LQ?WKH?FXUUHQW?GDWD?SKDVH?DQG?WHUPLQDWH?WKH?WUDQVDFWLRQ?E\?DVVHUWLQJ
STOP#?DQG?GHDVVHUWLQJ?TRDY#
• 1RW?WUDQVIHU?GDWD?LQ?WKH?FXUUHQW?GDWD?SKDVH?DQG?WHUPLQDWH?WKH?WUDQVDFWLRQ?ZLWK?DQ?HUURU
FRQGLWLRQ??7DUJHW?$ERUW??E\?DVVHUWLQJ?STOP#?DQG?GHDVVHUWLQJ?TRDY#?DQG
DEVSEL#
7KH?WDUJHW?KDV?QRW?FRPPLWWHG?WR?FRPSOHWH?WKH?FXUUHQW?GDWD?SKDVH?ZKLOH?TRDY# DQG
STOP#?DUH?ERWK?GHDVVHUWHG???7KH?WDUJHW?LV?VLPSO\?LQVHUWLQJ?ZDLW?VWDWHV?
5XOH???PHDQV?WKDW?ZKHQ?WKH?PDVWHU?VDPSOHV?STOP#?DVVHUWHG??LW?PXVW?GHDVVHUW?FRAME#
RQ?WKH?ILUVW?F\FOH?WKHUHDIWHU?LQ?ZKLFK?IRDY#?LV?DVVHUWHG???7KH?DVVHUWLRQ?RI?IRDY# DQG
GHDVVHUWLRQ?RI?FRAME#?VKRXOG?RFFXU?DV?VRRQ?DV?SRVVLEOH?DIWHU?STOP#?LV?DVVHUWHG?
SUHIHUDEO\?ZLWKLQ?RQH?WR?WKUHH?F\FOHV???7KLV?DVVHUWLRQ?RI?IRDY#??DQG?WKHUHIRUH?FRAME#
Revision 2.2
55
GHDVVHUWLRQ??PD\?RFFXU?DV?D?FRQVHTXHQFH?RI?WKH?QRUPDO?IRDY#?EHKDYLRU?RI?WKH?PDVWHU
KDG?WKH?FXUUHQW?WUDQVDFWLRQ?QRW?EHHQ?WDUJHW?WHUPLQDWHG???$OWHUQDWLYHO\??LI?TRDY#?LV
GHDVVHUWHG??LQGLFDWLQJ?WKHUH?ZLOO?EH?QR?IXUWKHU?GDWD?WUDQVIHU???WKH?PDVWHU?PD\?DVVHUW
IRDY#?LPPHGLDWHO\??HYHQ?ZLWKRXW?EHLQJ?SUHSDUHG?WR?FRPSOHWH?D?GDWD?WUDQVIHU????,I?D
0HPRU\?:ULWH?DQG?,QYDOLGDWH?WUDQVDFWLRQ?LV?WHUPLQDWHG?E\?WKH?WDUJHW??WKH?PDVWHU
FRPSOHWHV?WKH?WUDQVDFWLRQ??WKH?UHVW?RI?WKH?FDFKHOLQH??DV?VRRQ?DV?SRVVLEOH??DGKHULQJ?WR?WKH
STOP#?SURWRFRO??XVLQJ?WKH?0HPRU\?:ULWH?FRPPDQG??VLQFH?WKH?FRQGLWLRQV?WR?LVVXH
0HPRU\?:ULWH?DQG?,QYDOLGDWH?DUH?QR?ORQJHU?WUXH??
5XOH???UHTXLUHV?WKH?WDUJHW?WR?UHOHDVH?FRQWURO?RI?WKH?WDUJHW?VLJQDOV?LQ?WKH?VDPH?PDQQHU?LW
ZRXOG?LI?WKH?WUDQVDFWLRQ?KDG?FRPSOHWHG?XVLQJ?PDVWHU?WHUPLQDWLRQ??5HWU\?DQG?’LVFRQQHFW
DUH?QRUPDO?WHUPLQDWLRQ?FRQGLWLRQV?RQ?WKH?EXV???2QO\?7DUJHW?$ERUW?LV?DQ?DEQRUPDO
WHUPLQDWLRQ?WKDW?PD\?KDYH?FDXVHG?DQ?HUURU???%HFDXVH?WKH?UHSRUWLQJ?RI?HUURUV?LV?RSWLRQDO?
WKH?EXV?PXVW?FRQWLQXH?RSHUDWLQJ?DV?WKRXJK?WKH?HUURU?QHYHU?RFFXUUHG?
([DPSOHV?RI?7DUJHW?7HUPLQDWLRQ
5HWU\
)LJXUH?????VKRZV?D?WUDQVDFWLRQ?EHLQJ?WHUPLQDWHG?ZLWK?5HWU\???7KH?WUDQVDFWLRQ?VWDUWV?ZLWK
FRAME#?DVVHUWHG?RQ?FORFN???DQG?IRDY#?DVVHUWHG?RQ?FORFN?????7KH?PDVWHU?UHTXHVWV
PXOWLSOH?GDWD?SKDVHV?EHFDXVH?ERWK?FRAME#?DQG?IRDY#?DUH?DVVHUWHG?RQ?FORFN?????7KH
WDUJHW?FODLPV?WKH?WUDQVDFWLRQ?E\?DVVHUWLQJ?DEVSEL#?RQ?FORFN???
7KH?WDUJHW?GHWHUPLQHV?LW?FDQQRW?FRPSOHWH?WKH?PDVWHU¶V?UHTXHVW?DQG?DOVR?DVVHUWV?STOP#
RQ?FORFN???ZKLOH?NHHSLQJ?TRDY#?GHDVVHUWHG???7KH?ILUVW?GDWD?SKDVH?FRPSOHWHV?RQ?FORFN??
EHFDXVH?ERWK?IRDY#?DQG?STOP#?DUH?DVVHUWHG???6LQFH?TRDY#?ZDV?GHDVVHUWHG??QR?GDWD
ZDV?WUDQVIHUUHG?GXULQJ?WKH?LQLWLDO?GDWD?SKDVH???%HFDXVH?STOP#?ZDV?DVVHUWHG?DQG?TRDY#
ZDV?GHDVVHUWHG?RQ?FORFN????WKH?PDVWHU?NQRZV?WKH?WDUJHW?LV?XQZLOOLQJ?WR?WUDQVIHU?DQ\?GDWD
IRU?WKLV?WUDQVDFWLRQ?DW?WKH?SUHVHQW?WLPH???7KH?PDVWHU?LV?UHTXLUHG?WR?GHDVVHUW?FRAME#?DV
VRRQ?DV?IRDY#?FDQ?EH?DVVHUWHG???,Q?WKLV?FDVH??FRAME#?LV?GHDVVHUWHG?RQ?FORFN???EHFDXVH
IRDY#?LV?DVVHUWHG?RQ?FORFN?????7KH?ODVW?GDWD?SKDVH?FRPSOHWHV?RQ?FORFN???EHFDXVH
FRAME#?LV?GHDVVHUWHG?DQG?STOP#?LV?DVVHUWHG???7KH?WDUJHW?GHDVVHUWV?STOP#?DQG
DEVSEL#?RQ?FORFN???EHFDXVH?WKH?WUDQVDFWLRQ?LV?FRPSOHWH???7KLV?WUDQVDFWLRQ?FRQVLVWHG?RI
WZR?GDWD?SKDVHV?LQ?ZKLFK?QR?GDWD?ZDV?WUDQVIHUUHG?DQG?WKH?PDVWHU?LV?UHTXLUHG?WR?UHSHDW?WKH
UHTXHVW?DJDLQ?
FRAME#
CLK
TRDY#
IRDY#
DEVSEL#
STOP#
1 2 3 4 5 6
)LJXUH???????5HWU\
Revision 2.2
56
’LVFRQQHFW?:LWK?’DWD
’LVFRQQHFW???$??LQ?)LJXUH???????LV?ZKHUH?WKH?PDVWHU?LV?LQVHUWLQJ?D?ZDLW?VWDWH?ZKHQ?WKH
WDUJHW?VLJQDOV?’LVFRQQHFW?ZLWK?GDWD???7KLV?WUDQVDFWLRQ?VWDUWV?SULRU?WR?FORFN?????7KH?FXUUHQW
GDWD?SKDVH??ZKLFK?FRXOG?EH?WKH?LQLWLDO?RU?D?VXEVHTXHQW?GDWD?SKDVH??FRPSOHWHV?RQ?FORFN???
7KH?PDVWHU?LQVHUWV?D?ZDLW?VWDWH?RQ?FORFNV???DQG????ZKLOH?WKH?WDUJHW?LQVHUWV?D?ZDLW?VWDWH?RQO\
RQ?FORFN?????6LQFH?WKH?WDUJHW?ZDQWV?WR?FRPSOHWH?RQO\?WKH?FXUUHQW?GDWD?SKDVH??DQG?QR?PRUH?
LW?DVVHUWV?TRDY#?DQG?STOP#?DW?WKH?VDPH?WLPH???,Q?WKLV?H[DPSOH??WKH?GDWD?LV?WUDQVIHUUHG
GXULQJ?WKH?ODVW?GDWD?SKDVH???%HFDXVH?WKH?PDVWHU?VDPSOHG?STOP#?DVVHUWHG?RQ?FORFN???
FRAME#?LV?GHDVVHUWHG?RQ?FORFN???DQG?WKH?PDVWHU?LV?UHDG\?WR?FRPSOHWH?WKH?GDWD?SKDVH
?IRDY#?LV?DVVHUWHG????6LQFH?FRAME#?LV?GHDVVHUWHG?RQ?FORFN????WKH?ODVW?GDWD?SKDVH
FRPSOHWHV?EHFDXVH?STOP#?LV?DVVHUWHG?DQG?GDWD?WUDQVIHUV?EHFDXVH?ERWK?IRDY#?DQG
TRDY#?DUH?DVVHUWHG???1RWLFH?WKDW?STOP#?UHPDLQV?DVVHUWHG?IRU?ERWK?FORFNV???DQG?????7KH
WDUJHW?LV?UHTXLUHG?WR?NHHS?STOP#?DVVHUWHG?XQWLO?FRAME#?LV?GHDVVHUWHG?
’LVFRQQHFW???%??LQ?)LJXUH???????LV?DOPRVW?WKH?VDPH?DV?’LVFRQQHFW???$??EXW?TRDY#?LV?QRW
DVVHUWHG?LQ?WKH?ODVW?GDWD?SKDVH???,Q?WKLV?H[DPSOH??GDWD?ZDV?WUDQVIHUUHG?RQ?FORFNV???DQG??
EXW?QRW?GXULQJ?WKH?ODVW?GDWD?SKDVH???7KH?WDUJHW?LQGLFDWHV?WKDW?LW?FDQQRW?FRQWLQXH?WKH?EXUVW
E\?DVVHUWLQJ?ERWK?STOP#?DQG?TRDY#?WRJHWKHU???:KHQ?WKH?GDWD?SKDVH?FRPSOHWHV?RQ
FORFN????WKH?WDUJHW?LV?UHTXLUHG?WR?GHDVVHUW?TRDY#?DQG?NHHS?STOP#?DVVHUWHG???7KH?ODVW
GDWD?SKDVH?FRPSOHWHV??ZLWKRXW?WUDQVIHUULQJ?GDWD??RQ?FORFN???EHFDXVH?TRDY#?LV
GHDVVHUWHG?DQG?STOP#?LV?DVVHUWHG???,Q?WKLV?H[DPSOH??WKHUH?DUH?WKUHH?GDWD?SKDVHV??WZR?WKDW
WUDQVIHU?GDWD?DQG?RQH?WKDW?GRHV?QRW?
STOP#
TRDY#
DEVSEL#
FRAME#
IRDY#
CLK
Disconnect - A Disconnect - B
1 2 3 4 1 2 3 4
)LJXUH????????’LVFRQQHFW?:LWK?’DWD
Revision 2.2
57
)LJXUH??????LV?DQ?H[DPSOH?RI?0DVWHU?&RPSOHWLRQ?WHUPLQDWLRQ?ZKHUH?WKH?WDUJHW?EOLQGO\
DVVHUWV?STOP#.??7KLV?LV?D?OHJDO?WHUPLQDWLRQ?ZKHUH?WKH?PDVWHU?LV?UHTXHVWLQJ?D?WUDQVDFWLRQ
ZLWK?D?VLQJOH?GDWD?SKDVH?DQG?WKH?WDUJHW?EOLQGO\?DVVHUWV?STOP#?DQG?TRDY#?LQGLFDWLQJ?LW
FDQ?FRPSOHWH?RQO\?D?VLQJOH?GDWD?SKDVH???7KH?WUDQVDFWLRQ?VWDUWV?OLNH?DOO?WUDQVDFWLRQV?ZLWK
WKH?DVVHUWLRQ?RI?FRAME#???7KH?PDVWHU?LQGLFDWHV?WKDW?WKH?LQLWLDO?GDWD?SKDVH?LV?WKH?ILQDO
GDWD?SKDVH?EHFDXVH?FRAME#?LV?GHDVVHUWHG?DQG?IRDY#?LV?DVVHUWHG?RQ?FORFN?????7KH
WDUJHW?FODLPV?WKH?WUDQVDFWLRQ??LQGLFDWHV?LW?LV?UHDG\?WR?WUDQVIHU?GDWD??DQG?UHTXHVWV?WKH
WUDQVDFWLRQ?WR?VWRS?E\?DVVHUWLQJ?DEVSEL#??TRDY#??DQG?STOP#?DOO?DW?WKH?VDPH?WLPH?
FRAME#
CLK
TRDY#
IRDY#
DEVSEL#
STOP#
1 2 3 4 5
)LJXUH????????0DVWHU?&RPSOHWLRQ?7HUPLQDWLRQ
’LVFRQQHFW?:LWKRXW?’DWD
)LJXUH??????VKRZV?D?WUDQVDFWLRQ?EHLQJ?WHUPLQDWHG?ZLWK?’LVFRQQHFW?ZLWKRXW?GDWD???7KH
WUDQVDFWLRQ?VWDUWV?ZLWK?FRAME#?EHLQJ?DVVHUWHG?RQ?FORFN???DQG?IRDY#?EHLQJ?DVVHUWHG?RQ
FORFN?????7KH?PDVWHU?LV?UHTXHVWLQJ?PXOWLSOH?GDWD?SKDVHV?EHFDXVH?ERWK?FRAME#?DQG
IRDY#?DUH?DVVHUWHG?RQ?FORFN?????7KH?WDUJHW?FODLPV?WKH?WUDQVDFWLRQ?E\?DVVHUWLQJ
DEVSEL#?RQ?FORFN???
7KH?ILUVW?GDWD?SKDVH?FRPSOHWHV?RQ?FORFN???DQG?WKH?VHFRQG?FRPSOHWHV?RQ?FORFN?????2Q
FORFN????WKH?PDVWHU?ZDQWV?WR?FRQWLQXH?EXUVWLQJ?EHFDXVH?FRAME#?DQG?IRDY#?DUH?VWLOO
DVVHUWHG???+RZHYHU??WKH?WDUJHW?FDQQRW?FRPSOHWH?DQ\?PRUH?GDWD?SKDVHV?DQG?DVVHUWV?STOP#
DQG?GHDVVHUWV?TRDY#?RQ?FORFN?????6LQFH?IRDY#?DQG?STOP#?DUH?DVVHUWHG?RQ?FORFN????WKH
WKLUG?GDWD?SKDVH?FRPSOHWHV???7KH?WDUJHW?FRQWLQXHV?WR?NHHS?STOP# DVVHUWHG?RQ?FORFN??
EHFDXVH?FRAME#?LV?VWLOO?DVVHUWHG?RQ?FORFN?????7KH?IRXUWK?DQG?ILQDO?GDWD?SKDVH?FRPSOHWHV
RQ?FORFN???VLQFH?FRAME#?LV?GHDVVHUWHG??IRDY#?LV?DVVHUWHG??DQG?STOP#?LV?DVVHUWHG?RQ
FORFN?????7KH?EXV?UHWXUQV?WR?WKH?,GOH?VWDWH?RQ?FORFN???
,Q?WKLV?H[DPSOH??WKH?ILUVW?WZR?GDWD?SKDVHV?FRPSOHWH?WUDQVIHUULQJ?GDWD?ZKLOH?WKH?ODVW?WZR?GR
QRW???7KLV?PLJKW?KDSSHQ?LI?D?GHYLFH?DFFHSWHG?WZR?’:25’V?RI?GDWD?DQG?WKHQ?GHWHUPLQHG
WKDW?LWV?EXIIHUV?ZHUH?IXOO?RU?LI?WKH?EXUVW?FURVVHG?D?UHVRXUFH?ERXQGDU\???7KH?WDUJHW?LV?DEOH?WR
FRPSOHWH?WKH?ILUVW?WZR?GDWD?SKDVHV?EXW?FDQQRW?FRPSOHWH?WKH?WKLUG???:KHQ?DQG?LI?WKH?PDVWHU
FRQWLQXHV?WKH?EXUVW??WKH?GHYLFH?WKDW?RZQV?WKH?DGGUHVV?RI?WKH?QH[W?XQWUDQVIHUUHG?GDWD?ZLOO
FODLP?WKH?DFFHVV?DQG?FRQWLQXH?WKH?EXUVW?
Revision 2.2
58
FRAME#
CLK
TRDY#
IRDY#
DEVSEL#
STOP#
1 2 3 4 5 6 7 8
DATA
PHASE
DATA PHASE
DATA TRANSFER
DATA TRANSFER
DATA
PHASE
DATA
PHASE
)LJXUH????????’LVFRQQHFW???:LWKRXW?’DWD?7HUPLQDWLRQ
)LJXUH??????VKRZV?WKH?VDPH?WUDQVDFWLRQ?DV?GHVFULEHG?LQ?)LJXUH??????H[FHSW?WKDW?WKH
PDVWHU?LQVHUWV?D?ZDLW?VWDWH?RQ?FORFN?????6LQFH?FRAME#?ZDV?QRW?GHDVVHUWHG?RQ?FORFN???
WKH?PDVWHU?FRPPLWWHG?WR?DW?OHDVW?RQH?PRUH?GDWD?SKDVH?DQG?PXVW?FRPSOHWH?LW???7KH?PDVWHU
LV?QRW?DOORZHG?VLPSO\?WR?WUDQVLWLRQ?WKH?EXV?WR?WKH?,GOH?VWDWH?E\?GHDVVHUWLQJ?FRAME#?DQG
NHHSLQJ?IRDY#?GHDVVHUWHG???7KLV?ZRXOG?EH?D?YLRODWLRQ?RI?EXV?SURWRFRO???:KHQ?WKH?PDVWHU
LV?UHDG\?WR?DVVHUW?IRDY#??LW?GHDVVHUWV?FRAME#?LQGLFDWLQJ?WKH?ODVW?GDWD?SKDVH??ZKLFK
FRPSOHWHV?RQ?FORFN???VLQFH?STOP#?LV?DVVHUWHG???7KLV?H[DPSOH?RQO\?FRQVLVWV?RI?WKUHH?GDWD
SKDVHV?ZKLOH?WKH?SUHYLRXV?KDG?IRXU???7KH?IDFW?WKDW?WKH?PDVWHU?LQVHUWHG?D?ZDLW?VWDWH?DOORZHG
WKH?PDVWHU?WR?FRPSOHWH?WKH?WUDQVDFWLRQ?ZLWK?WKH?WKLUG?GDWD?SKDVH???+RZHYHU??IURP?D?FORFN
FRXQW??WKH?WZR?WUDQVDFWLRQV?DUH?WKH?VDPH?
FRAME#
CLK
TRDY#
IRDY#
DEVSEL#
STOP#
1 2 3 4 5 6 7 8
DATA
PHASE
DATA PHASE DATA PHASE
DATA TRANSFER
DATA TRANSFER
)LJXUH????????’LVFRQQHFW???:LWKRXW?’DWD?7HUPLQDWLRQ
Revision 2.2
59
7DUJHW?$ERUW
)LJXUH??????VKRZV?D?WUDQVDFWLRQ?EHLQJ?WHUPLQDWHG?ZLWK?7DUJHW?$ERUW???7DUJHW?$ERUW
LQGLFDWHV?WKH?WDUJHW?UHTXLUHV?WKH?WUDQVDFWLRQ?WR?EH?VWRSSHG?DQG?GRHV?QRW?ZDQW?WKH?PDVWHU?WR
UHSHDW?WKH?UHTXHVW?DJDLQ???6RPHWLPH?SULRU?WR?FORFN????WKH?PDVWHU?DVVHUWHG?FRAME#?WR
LQLWLDWH?WKH?UHTXHVW?DQG?WKH?WDUJHW?FODLPHG?WKH?DFFHVV?E\?DVVHUWLQJ?DEVSEL#???’DWD
SKDVHV?PD\?RU?PD\?QRW?KDYH?FRPSOHWHG?SULRU?WR?FORFN?????7KH?WDUJHW?GHWHUPLQHV?WKDW?WKH
PDVWHU?KDV?UHTXHVWHG?D?WUDQVDFWLRQ?WKDW?WKH?WDUJHW?LV?LQFDSDEOH?RI?FRPSOHWLQJ?RU?KDV
GHWHUPLQHG?WKDW?D?IDWDO?HUURU?KDV?RFFXUUHG???%HIRUH?WKH?WDUJHW?FDQ?VLJQDO?7DUJHW?$ERUW?
DEVSEL#?PXVW?EH?DVVHUWHG?IRU?RQH?RU?PRUH?FORFNV???7R?VLJQDO?7DUJHW?$ERUW??TRDY#
PXVW?EH?GHDVVHUWHG?ZKHQ?DEVSEL#?LV?GHDVVHUWHG?DQG?STOP#?LV?DVVHUWHG??ZKLFK?RFFXUV
RQ?FORFN?????,I?DQ\?GDWD?ZDV?WUDQVIHUUHG?GXULQJ?WKH?SUHYLRXV?GDWD?SKDVHV?RI?WKH?FXUUHQW
WUDQVDFWLRQ??LW?PD\?KDYH?EHHQ?FRUUXSWHG???%HFDXVH?STOP#?LV?DVVHUWHG?RQ?FORFN???DQG?WKH
PDVWHU?FDQ?DVVHUW?IRDY#?RQ?FORFN????WKH?PDVWHU?GHDVVHUWV?FRAME#?RQ?FORFN?????7KH
WUDQVDFWLRQ?FRPSOHWHV?RQ?FORFN???EHFDXVH?IRDY#?DQG?STOP#?DUH?DVVHUWHG???7KH?PDVWHU
GHDVVHUWV?IRDY#?DQG?WKH?WDUJHW?GHDVVHUWV?STOP#?RQ?FORFN???
STOP#
TRDY#
DEVSEL#
FRAME#
IRDY#
CLK
1 2 3 4
)LJXUH????????7DUJHW?$ERUW
3.3.3.2.2. Requirements on a Master Because of Target
Termination
$OWKRXJK?QRW?DOO?WDUJHWV?ZLOO?LPSOHPHQW?DOO?IRUPV?RI?WDUJHW?WHUPLQDWLRQ??PDVWHUV?PXVW?EH
FDSDEOH?RI?SURSHUO\?GHDOLQJ?ZLWK?WKHP?DOO?
’HDVVHUWLRQ?RI?REQ#?:KHQ?7DUJHW?7HUPLQDWHG
:KHQ?WKH?FXUUHQW?WUDQVDFWLRQ?LV?WHUPLQDWHG?E\?WKH?WDUJHW?HLWKHU?E\?5HWU\?RU?’LVFRQQHFW
?ZLWK?RU?ZLWKRXW?GDWD???WKH?PDVWHU?PXVW?GHDVVHUW?LWV?REQ#?VLJQDO?EHIRUH?UHSHDWLQJ?WKH
WUDQVDFWLRQ???$?GHYLFH?FRQWDLQLQJ?D?VLQJOH?VRXUFH?RI?PDVWHU?DFWLYLW\?PXVW?GHDVVHUW?REQ#
IRU?D?PLQLPXP?RI?WZR?FORFNV??RQH?EHLQJ?ZKHQ?WKH?EXV?JRHV?WR?WKH?,GOH?VWDWH??DW?WKH?HQG?RI
WKH?WUDQVDFWLRQ?ZKHUH?STOP#?ZDV?DVVHUWHG??DQG?HLWKHU?WKH?FORFN?EHIRUH?RU?WKH?FORFN?DIWHU
WKH?,GOH?VWDWH?
Revision 2.2
60
6RPH?GHYLFHV?FRQWDLQ?PXOWLSOH?VRXUFHV?RI?PDVWHU?DFWLYLW\?WKDW?VKDUH?WKH?VDPH?REQ#?SLQ?
([DPSOHV?RI?VXFK?GHYLFHV?LQFOXGH?WKH?IROORZLQJ?
• $?VLQJOH?IXQFWLRQ?GHYLFH?WKDW?FRQWDLQV?WZR?LQGHSHQGHQW?VXE?IXQFWLRQV???2QH?WKDW
SURGXFHV?GDWD?DQG?RQH?WKDW?FRQVXPHV?GDWD?
• $?PXOWL?IXQFWLRQ?GHYLFH?
• $?3&,?WR?3&,?EULGJH?WKDW?LV?FDSDEOH?RI?IRUZDUGLQJ?PXOWLSOH?’HOD\HG?7UDQVDFWLRQV
IURP?WKH?RWKHU?EXV?
$?GHYLFH?FRQWDLQLQJ?PXOWLSOH?VRXUFHV?RI?PDVWHU?DFWLYLW\?WKDW?VKDUH?D?VLQJOH?REQ#?SLQ?LV
SHUPLWWHG?WR?DOORZ?HDFK?VRXUFH?WR?XVH?WKH?EXV??DVVXPLQJ?WKDW?GNT#?LV?VWLOO?DVVHUWHG?
ZLWKRXW?GHDVVHUWLQJ?REQ#?HYHQ?LI?RQH?RU?PRUH?VRXUFHV?DUH?WDUJHW?WHUPLQDWHG??STOP#
DVVHUWHG????+RZHYHU??WKH?GHYLFH?PXVW?GHDVVHUW?REQ#?IRU?WZR?FRQVHFXWLYH?FORFNV??RQH?RI
ZKLFK?ZKLOH?WKH?EXV?LV?,GOH??EHIRUH?DQ\?WUDQVDFWLRQ?WKDW?ZDV?WDUJHW?WHUPLQDWHG?FDQ?EH
UHSHDWHG?
7KH?PDVWHU?LV?QRW?UHTXLUHG?WR?GHDVVHUW?LWV?REQ#?ZKHQ?WKH?WDUJHW?UHTXHVWV?WKH?WUDQVDFWLRQ
WR?HQG?E\?DVVHUWLQJ?STOP#?LQ?WKH?ODVW?GDWD?SKDVH???$Q?H[DPSOH?LV?)LJXUH??????ZKLFK?LV
UHDOO\?0DVWHU?&RPSOHWLRQ?WHUPLQDWLRQ?DQG?QRW?WDUJHW?WHUPLQDWLRQ?
5HSHDW?5HTXHVW?7HUPLQDWHG?:LWK?5HWU\
$?PDVWHU?ZKLFK?LV?WDUJHW?WHUPLQDWHG?ZLWK?5HWU\?PXVW?XQFRQGLWLRQDOO\?UHSHDW?WKH?VDPH
UHTXHVW?XQWLO?LW?FRPSOHWHV??KRZHYHU??LW?LV?QRW?UHTXLUHG?WR?UHSHDW?WKH?WUDQVDFWLRQ?ZKHQ
WHUPLQDWHG?ZLWK?’LVFRQQHFW????6DPH?UHTXHVW??PHDQV?WKDW?WKH?VDPH?DGGUHVV??VDPH
FRPPDQG??VDPH?E\WH?HQDEOHV??VDPH?ZULWH?GDWD?IRU?ZULWH?WUDQVDFWLRQV??HYHQ?LI?WKH?E\WH
HQDEOH?IRU?WKDW?E\WH?ODQH?LV?QRW?DVVHUWHG???DQG??LI?VXSSRUWHG??LOCK#?DQG?REQ64# WKDW
ZHUH?XVHG?RQ?WKH?RULJLQDO?UHTXHVW?PXVW?EH?XVHG?ZKHQ?WKH?DFFHVV?LV?UHSHDWHG?
?8QFRQGLWLRQDOO\??LQ?WKH?DERYH?UXOH?PHDQV?WKH?PDVWHU?PXVW?UHSHDW?WKH?VDPH?WUDQVDFWLRQ
WKDW?ZDV?WHUPLQDWHG?ZLWK?5HWU\?LQGHSHQGHQW?RI?DQ\?VXEVHTXHQW?HYHQWV??H[FHSW?DV?QRWHG
EHORZ??XQWLO?WKH?RULJLQDO?WUDQVDFWLRQ?LV?VDWLVILHG?
7KLV?GRHV?QRW?PHDQ?WKH?PDVWHU?PXVW?LPPHGLDWHO\?UHSHDW?WKH?VDPH?WUDQVDFWLRQ???,Q?WKH
VLPSOHVW?IRUP??WKH?PDVWHU?ZRXOG?UHTXHVW?XVH?RI?WKH?EXV?DIWHU?WKH?WZR?FORFNV?REQ#?ZDV
GHDVVHUWHG?DQG?UHSHDW?WKH?VDPH?WUDQVDFWLRQ???7KH?PDVWHU?LV?SHUPLWWHG?WR?SHUIRUP?RWKHU?EXV
WUDQVDFWLRQV??EXW?FDQQRW?UHTXLUH?WKHP?WR?FRPSOHWH?EHIRUH?UHSHDWLQJ?WKH?RULJLQDO
WUDQVDFWLRQ???,I?WKH?GHYLFH?DOVR?LPSOHPHQWV?WDUJHW?IXQFWLRQDOLW\??LW?PXVW?EH?DEOH?WR?DFFHSW
DFFHVVHV?GXULQJ?WKLV?WLPH?DV?ZHOO?
$?PXOWL?IXQFWLRQ?GHYLFH?LV?D?JRRG?H[DPSOH?RI?KRZ?WKLV?ZRUNV???)XQFWLRQV???????DQG???RI?D
VLQJOH?GHYLFH?DUH?DOO?UHTXHVWLQJ?XVH?RI?WKH?LQWHUIDFH???)XQFWLRQ???UHTXHVWV?D?UHDG
WUDQVDFWLRQ?DQG?LV?WHUPLQDWHG?ZLWK?5HWU\???2QFH?)XQFWLRQ???KDV?UHWXUQHG?WKH?EXV?WR?DQ?,GOH
VWDWH??)XQFWLRQ???PD\?DWWHPSW?D?WUDQVDFWLRQ??DVVXPLQJ?GNT#?LV?VWLOO?DFWLYH?IRU?WKH
GHYLFH????$IWHU?)XQFWLRQ???UHOHDVHV?WKH?EXV??)XQFWLRQ???PD\?SURFHHG?LI?GNT#?LV?VWLOO
DFWLYH???2QFH?)XQFWLRQ???FRPSOHWHV??WKH?GHYLFH?PXVW?GHDVVHUW?LWV?REQ#?IRU?WKH?WZR
FORFNV?EHIRUH?UHDVVHUWLQJ?LW???$V?LOOXVWUDWHG?DERYH??)XQFWLRQ???LV?QRW?UHTXLUHG?WR?FRPSOHWH
LWV?WUDQVDFWLRQ?EHIRUH?DQRWKHU?IXQFWLRQ?FDQ?UHTXHVW?D?WUDQVDFWLRQ???%XW?)XQFWLRQ???PXVW
UHSHDW?LWV?DFFHVV?UHJDUGOHVV?RI?KRZ?WKH?WUDQVDFWLRQV?LQLWLDWHG?E\?)XQFWLRQ???RU???DUH
WHUPLQDWHG???7KH?PDVWHU?RI?D?WUDQVDFWLRQ?PXVW?UHSHDW?LWV?WUDQVDFWLRQ?XQFRQGLWLRQDOO\?
ZKLFK?PHDQV?WKH?UHSHDW?RI?WKH?WUDQVDFWLRQ?FDQQRW?EH?JDWHG?E\?DQ\?RWKHU?HYHQW?RU
FRQGLWLRQ?
7KLV?UXOH?DSSOLHV?WR?DOO?WUDQVDFWLRQV?WKDW?DUH?WHUPLQDWHG?E\?5HWU\?UHJDUGOHVV?RI?KRZ?PDQ\
SUHYLRXV?WUDQVDFWLRQV?PD\?KDYH?EHHQ?WHUPLQDWHG?E\?5HWU\???,Q?WKH?H[DPSOH?DERYH??LI
)XQFWLRQ???DWWHPSWHG?WR?GR?D?WUDQVDFWLRQ?DQG?ZDV?WHUPLQDWHG?E\?5HWU\??LW?PXVW?UHSHDW?WKDW
Revision 2.2
61
WUDQVDFWLRQ?XQFRQGLWLRQDOO\?MXVW?DV?)XQFWLRQ???LV?UHTXLUHG?WR?UHSHDW?LWV?WUDQVDFWLRQ
XQFRQGLWLRQDOO\???1HLWKHU?)XQFWLRQ???QRU?)XQFWLRQ???FDQ?GHSHQG?RQ?WKH?FRPSOHWLRQ?RI?WKH
RWKHU?IXQFWLRQ?V?WUDQVDFWLRQ?RU?WKH?VXFFHVV?RI?DQ\?WUDQVDFWLRQ?DWWHPSWHG?E\?)XQFWLRQ???WR
EH?DEOH?WR?UHSHDW?LWV?RULJLQDO?UHTXHVW?
$?VXEVHTXHQW?WUDQVDFWLRQ??QRW?WKH?RULJLQDO?UHTXHVW??FRXOG?UHVXOW?LQ?WKH?DVVHUWLRQ?RI
SERR#??PERR#??RU?EHLQJ?WHUPLQDWHG?ZLWK?5HWU\??’LVFRQQHFW??7DUJHW?$ERUW??RU?0DVWHU?
$ERUW???$Q\?RI?WKHVH?HYHQWV?ZRXOG?KDYH?QR?HIIHFW?RQ?WKH?UHTXLUHPHQW?WKDW?WKH?PDVWHU?PXVW
UHSHDW?DQ?DFFHVV?WKDW?ZDV?WHUPLQDWHG?ZLWK?5HWU\?
$?PDVWHU?VKRXOG?UHSHDW?D?WUDQVDFWLRQ?WHUPLQDWHG?E\?5HWU\?DV?VRRQ?DV?SRVVLEOH??SUHIHUDEO\
ZLWKLQ????FORFNV???+RZHYHU??WKHUH?DUH?D?IHZ?FRQGLWLRQV?ZKHQ?D?PDVWHU?LV?XQDEOH?WR?UHSHDW
WKH?UHTXHVW???7KHVH?FRQGLWLRQV?W\SLFDOO\?DUH?FDXVHG?ZKHQ?DQ?HUURU?RFFXUV??IRU?H[DPSOH?
WKH?V\VWHP?DVVHUWV?RST#??WKH?GHYLFH?GULYHU?UHVHWV??DQG?WKHQ?UH?LQLWLDOL]HV?WKH?FRPSRQHQW?
RU?VRIWZDUH?GLVDEOHV?WKH?PDVWHU?E\?UHVHWWLQJ?WKH?%XV?0DVWHU?ELW??ELW???LQ?WKH?&RPPDQG
UHJLVWHU????5HIHU?WR?6HFWLRQ????????????IRU?D?GHVFULSWLRQ?RI?KRZ?D?WDUJHW?XVLQJ?’HOD\HG
7UDQVDFWLRQ?WHUPLQDWLRQ?KDQGOHV?WKLV?HUURU?FRQGLWLRQ?
+RZHYHU??ZKHQ?WKH?PDVWHU?UHSHDWV?WKH?WUDQVDFWLRQ?DQG?ILQDOO\?LV?VXFFHVVIXO?LQ?WUDQVIHUULQJ
GDWD??LW?LV?QRW?UHTXLUHG?WR?FRQWLQXH?WKH?WUDQVDFWLRQ?SDVW?WKH?ILUVW?GDWD?SKDVH?
Implementation Note: Potential Temporary Deadlock and Resulting
Performance Impacts
7KH?SUHYLRXV?SDUDJUDSK?VWDWHV?WKDW?D?PDVWHU?PD\?SHUIRUP?RWKHU?EXV?WUDQVDFWLRQV??EXW
FDQQRW?UHTXLUH?WKHP?WR?FRPSOHWH?EHIRUH?UHSHDWLQJ?WKH?RULJLQDO?WUDQVDFWLRQ??RQH?SUHYLRXVO\
WDUJHW?WHUPLQDWHG?ZLWK?5HWU\????,I?D?PDVWHU?GRHV?QRW?PHHW?WKLV?UHTXLUHPHQW??LW?PD\?FDXVH
WHPSRUDU\?GHDGORFNV?UHVXOWLQJ?LQ?VLJQLILFDQW?GHYLFH?DQG?V\VWHP?SHUIRUPDQFH?LPSDFWV?
’HYLFHV?GHVLJQHG?SULRU?WR?5HYLVLRQ?????RI?WKLV?VSHFLILFDWLRQ?PD\?H[KLELW?WKLV?EHKDYLRU?
6XFK?WHPSRUDU\?GHDGORFNV?VKRXOG?HYHQWXDOO\?FOHDU?ZKHQ?WKH?GLVFDUG?WLPHU??UHIHU?WR
6HFWLRQ?????????????H[SLUHV?
3.3.3.3. Delayed Transactions
’HOD\HG?7UDQVDFWLRQ?WHUPLQDWLRQ?LV?XVHG?E\?WDUJHWV?WKDW?FDQQRW?FRPSOHWH?WKH?LQLWLDO?GDWD
SKDVH?ZLWKLQ?WKH?UHTXLUHPHQWV?RI?WKLV?VSHFLILFDWLRQ???7KHUH?DUH?WZR?W\SHV?RI?GHYLFHV?WKDW
ZLOO?XVH?’HOD\HG?7UDQVDFWLRQV???,?2?FRQWUROOHUV?DQG?EULGJHV??LQ?SDUWLFXODU??3&,?WR?3&,
EULGJHV????,Q?JHQHUDO??,?2?FRQWUROOHUV?ZLOO?KDQGOH?RQO\?D?VLQJOH?’HOD\HG?7UDQVDFWLRQ?DW?D
WLPH??ZKLOH?EULGJHV?PD\?FKRRVH?WR?KDQGOH?PXOWLSOH?WUDQVDFWLRQV?WR?LPSURYH?V\VWHP
SHUIRUPDQFH?
2QH?DGYDQWDJH?RI?D?’HOD\HG?7UDQVDFWLRQ?LV?WKDW?WKH?EXV?LV?QRW?KHOG?LQ?ZDLW?VWDWHV?ZKLOH
FRPSOHWLQJ?DQ?DFFHVV?WR?D?VORZ?GHYLFH???:KLOH?WKH?RULJLQDWLQJ?PDVWHU?UHDUELWUDWHV?IRU?WKH
EXV??RWKHU?EXV?PDVWHUV?DUH?DOORZHG?WR?XVH?WKH?EXV?EDQGZLGWK?WKDW?ZRXOG?QRUPDOO\?EH
ZDVWHG?KROGLQJ?WKH?PDVWHU?LQ?ZDLW?VWDWHV???$QRWKHU?DGYDQWDJH?LV?WKDW?DOO?SRVWHG??PHPRU\
ZULWH??GDWD?LV?QRW?UHTXLUHG?WR?EH?IOXVKHG?EHIRUH?WKH?UHTXHVW?LV?DFFHSWHG???7KH?DFWXDO
IOXVKLQJ?RI?WKH?SRVWHG?PHPRU\?ZULWH?GDWD?RFFXUV?EHIRUH?WKH?’HOD\HG?7UDQVDFWLRQ
FRPSOHWHV?RQ?WKH?RULJLQDWLQJ?EXV???7KLV?DOORZV?SRVWLQJ?WR?UHPDLQ?HQDEOHG?ZKLOH?D?QRQ?
SRVWDEOH?WUDQVDFWLRQ?FRPSOHWHV?DQG?VWLOO?PDLQWDLQV?WKH?V\VWHP?RUGHULQJ?UXOHV?
7KH?IROORZLQJ?GLVFXVVLRQ?IRFXVHV?RQ?WKH?EDVLF?RSHUDWLRQ?DQG?UHTXLUHPHQWV?RI?D?GHYLFH
WKDW?VXSSRUWV?D?VLQJOH?’HOD\HG?7UDQVDFWLRQ?DW?D?WLPH???6HFWLRQ????????????H[WHQGV?WKH?EDVLF
FRQFHSWV?IURP?VXSSRUW?RI?D?VLQJOH?’HOD\HG?7UDQVDFWLRQ?WR?WKH?VXSSRUW?RI?PXOWLSOH
’HOD\HG?7UDQVDFWLRQV?DW?D?WLPH?
Revision 2.2
62
3.3.3.3.1. Basic Operation of a Delayed Transaction
$OO?EXV?FRPPDQGV?WKDW?PXVW?FRPSOHWH?RQ?WKH?GHVWLQDWLRQ?EXV?EHIRUH?FRPSOHWLQJ?RQ?WKH
RULJLQDWLQJ?EXV?PD\?EH?FRPSOHWHG?DV?D?’HOD\HG?7UDQVDFWLRQ???7KHVH?LQFOXGH?,QWHUUXSW
$FNQRZOHGJH??,?2?5HDG??,?2?:ULWH??&RQILJXUDWLRQ?5HDG??&RQILJXUDWLRQ?:ULWH??0HPRU\
5HDG??0HPRU\?5HDG?/LQH??DQG?0HPRU\?5HDG?0XOWLSOH?FRPPDQGV???0HPRU\?:ULWH?DQG
0HPRU\?:ULWH?DQG?,QYDOLGDWH?FRPPDQGV?FDQ?FRPSOHWH?RQ?WKH?RULJLQDWLQJ?EXV?EHIRUH
FRPSOHWLQJ?RQ?WKH?GHVWLQDWLRQ?EXV??L?H???FDQ?EH?SRVWHG????(DFK?FRPPDQG?LV?QRW?FRPSOHWHG
XVLQJ?’HOD\HG?7UDQVDFWLRQ?WHUPLQDWLRQ?DQG?DUH?HLWKHU?SRVWHG?RU?WHUPLQDWHG?ZLWK?5HWU\?
)RU?,?2?FRQWUROOHUV??WKH?WHUP?GHVWLQDWLRQ?EXV?UHIHUV?WR?WKH?LQWHUQDO?EXV?ZKHUH?WKH?UHVRXUFH
DGGUHVVHG?E\?WKH?WUDQVDFWLRQ?UHVLGHV???)RU?D?EULGJH??WKH?GHVWLQDWLRQ?EXV?PHDQV?WKH
LQWHUIDFH?WKDW?ZDV?QRW?DFWLQJ?DV?WKH?WDUJHW?RI?WKH?RULJLQDO?UHTXHVW???)RU?H[DPSOH??WKH
VHFRQGDU\?EXV?RI?D?EULGJH?LV?WKH?GHVWLQDWLRQ?EXV?ZKHQ?D?WUDQVDFWLRQ?RULJLQDWHV?RQ?WKH
SULPDU\?EXV?RI?WKH?EULGJH?DQG?WDUJHWV??DGGUHVVHV??D?GHYLFH?DWWDFKHG?WR?WKH?VHFRQGDU\?EXV
RI?WKH?EULGJH???+RZHYHU??D?WUDQVDFWLRQ?WKDW?LV?PRYLQJ?LQ?WKH?RSSRVLWH?GLUHFWLRQ?ZRXOG
KDYH?WKH?SULPDU\?EXV?DV?WKH?GHVWLQDWLRQ?EXV?
$?’HOD\HG?7UDQVDFWLRQ?SURJUHVVHV?WR?FRPSOHWLRQ?LQ?WKUHH?VWHSV?
??? 5HTXHVW?E\?WKH?PDVWHU
??? &RPSOHWLRQ?RI?WKH?UHTXHVW?E\?WKH?WDUJHW
??? &RPSOHWLRQ?RI?WKH?WUDQVDFWLRQ?E\?WKH?PDVWHU
’XULQJ?WKH?ILUVW?VWHS??WKH?PDVWHU?JHQHUDWHV?D?WUDQVDFWLRQ?RQ?WKH?EXV??WKH?WDUJHW?GHFRGHV?WKH
DFFHVV??ODWFKHV?WKH?LQIRUPDWLRQ?UHTXLUHG?WR?FRPSOHWH?WKH?DFFHVV??DQG?WHUPLQDWHV?WKH
UHTXHVW?ZLWK?5HWU\???7KH?ODWFKHG?UHTXHVW?LQIRUPDWLRQ?LV?UHIHUUHG?WR?DV?D?’HOD\HG?5HTXHVW?
7KH?PDVWHU?RI?D?UHTXHVW?WKDW?LV?WHUPLQDWHG?ZLWK?5HWU\?FDQQRW?GLVWLQJXLVK?EHWZHHQ?D?WDUJHW
ZKLFK?LV?FRPSOHWLQJ?WKH?WUDQVDFWLRQ?XVLQJ?’HOD\HG?7UDQVDFWLRQ?WHUPLQDWLRQ?DQG?D?WDUJHW
ZKLFK?VLPSO\?FDQQRW?FRPSOHWH?WKH?WUDQVDFWLRQ?DW?WKH?FXUUHQW?WLPH???6LQFH?WKH?PDVWHU
FDQQRW?WHOO?WKH?GLIIHUHQFH??LW?PXVW?UHLVVXH?DQ\?UHTXHVW?WKDW?KDV?EHHQ?WHUPLQDWHG?ZLWK?5HWU\
XQWLO?WKH?UHTXHVW?FRPSOHWHV??UHIHU?WR?6HFWLRQ?????????????
’XULQJ?WKH?VHFRQG?VWHS??WKH?WDUJHW?LQGHSHQGHQWO\?FRPSOHWHV?WKH?UHTXHVW?RQ?WKH?GHVWLQDWLRQ
EXV?XVLQJ?WKH?ODWFKHG?LQIRUPDWLRQ?IURP?WKH?’HOD\HG?5HTXHVW???,I?WKH?’HOD\HG?5HTXHVW?LV?D
UHDG??WKH?WDUJHW?REWDLQV?WKH?UHTXHVWHG?GDWD?DQG?FRPSOHWLRQ?VWDWXV???,I?WKH?’HOD\HG?5HTXHVW
LV?D?ZULWH??WKH?WDUJHW?GHOLYHUV?WKH?ZULWH?GDWD?DQG?REWDLQV?WKH?FRPSOHWLRQ?VWDWXV???7KH?UHVXOW
RI?FRPSOHWLQJ?WKH?’HOD\HG?5HTXHVW?RQ?WKH?GHVWLQDWLRQ?EXV?SURGXFHV?D?’HOD\HG
&RPSOHWLRQ??ZKLFK?FRQVLVWV?RI?WKH?ODWFKHG?LQIRUPDWLRQ?RI?WKH?’HOD\?5HTXHVW?DQG?WKH
FRPSOHWLRQ?VWDWXV??DQG?GDWD?LI?D?UHDG?UHTXHVW????7KH?WDUJHW?VWRUHV?WKH?’HOD\HG?&RPSOHWLRQ
XQWLO?WKH?PDVWHU?UHSHDWV?WKH?LQLWLDO?UHTXHVW?
’XULQJ?WKH?WKLUG?VWHS??WKH?PDVWHU?VXFFHVVIXOO\?UHDUELWUDWHV?IRU?WKH?EXV?DQG?UHLVVXHV?WKH
RULJLQDO?UHTXHVW???7KH?WDUJHW?GHFRGHV?WKH?UHTXHVW?DQG?JLYHV?WKH?PDVWHU?WKH?FRPSOHWLRQ
VWDWXV??DQG?GDWD?LI?D?UHDG?UHTXHVW????$W?WKLV?SRLQW??WKH?’HOD\HG?&RPSOHWLRQ?LV?UHWLUHG?DQG
WKH?WUDQVDFWLRQ?KDV?FRPSOHWHG???7KH?VWDWXV?UHWXUQHG?WR?WKH?PDVWHU?LV?H[DFWO\?WKH?VDPH?DV
WKH?WDUJHW?REWDLQHG?ZKHQ?LW?H[HFXWHG??FRPSOHWHG??WKH?’HOD\HG?5HTXHVW??L?H???0DVWHU?
$ERUW??7DUJHW?$ERUW??SDULW\?HUURU??QRUPDO??’LVFRQQHFW??HWF???
Revision 2.2
63
3.3.3.3.2. Information Required to Complete a Delayed
Transaction
7R?FRPSOHWH?D?WUDQVDFWLRQ?XVLQJ?’HOD\HG?7UDQVDFWLRQ?WHUPLQDWLRQ??D?WDUJHW?PXVW?ODWFK?WKH
IROORZLQJ?LQIRUPDWLRQ?
• DGGUHVV
• FRPPDQG
• E\WH?HQDEOHV
• DGGUHVV?DQG?GDWD?SDULW\??LI?WKH?3DULW\?(UURU?5HVSRQVH?ELW??ELW???RI?WKH?FRPPDQG
UHJLVWHU??LV?VHW
• REQ64#??LI?D????ELW?WUDQVIHU?
)RU?ZULWH?WUDQVDFWLRQV?FRPSOHWHG?XVLQJ?’HOD\HG?7UDQVDFWLRQ?WHUPLQDWLRQ??D?WDUJHW?PXVW
DOVR?ODWFK?GDWD?IURP?E\WH?ODQHV?IRU?ZKLFK?WKH?E\WH?HQDEOH?LV?DVVHUWHG?DQG?PD\?RSWLRQDOO\
ODWFK?GDWD?IURP?E\WH?ODQHV?IRU?ZKLFK?WKH?E\WH?HQDEOH?LV?GHDVVHUWHG???5HIHU?WR?$SSHQGL[?)
IRU?UHTXLUHPHQWV?IRU?D?EULGJH?WR?ODWFK?LOCK#?ZKHQ?FRPSOHWLQJ?D?’HOD\HG?7UDQVDFWLRQ?
2Q?D?UHDG?WUDQVDFWLRQ??WKH?DGGUHVV?DQG?FRPPDQG?DUH?DYDLODEOH?GXULQJ?WKH?DGGUHVV?SKDVH
DQG?WKH?E\WH?HQDEOHV?GXULQJ?WKH?IROORZLQJ?FORFN???%\WH?HQDEOHV?IRU?ERWK?UHDG?DQG?ZULWH
WUDQVDFWLRQV?DUH?YDOLG?WKH?HQWLUH?GDWD?SKDVH?DQG?DUH?LQGHSHQGHQW?RI?IRDY#???2Q?D?ZULWH
WUDQVDFWLRQ??DOO?LQIRUPDWLRQ?LV?YDOLG?DW?WKH?VDPH?WLPH?DV?D?UHDG?WUDQVDFWLRQ??H[FHSW?IRU?WKH
DFWXDO?GDWD??ZKLFK?LV?YDOLG?RQO\?ZKHQ?IRDY#?LV?DVVHUWHG?
1RWH???:ULWH?GDWD?LV?RQO\?YDOLG?ZKHQ?IRDY#?LV?DVVHUWHG???%\WH?HQDEOHV?DUH?DOZD\V
YDOLG?IRU?WKH?HQWLUH?GDWD?SKDVH?UHJDUGOHVV?RI?WKH?VWDWH?RI?IRDY#?
7KH?WDUJHW?GLIIHUHQWLDWHV?EHWZHHQ?WUDQVDFWLRQV??E\?WKH?VDPH?RU?GLIIHUHQW?PDVWHUV??E\
FRPSDULQJ?WKH?FXUUHQW?WUDQVDFWLRQ?ZLWK?LQIRUPDWLRQ?ODWFKHG?SUHYLRXVO\??IRU?ERWK?’HOD\HG
5HTXHVW?V??DQG?’HOD\HG?&RPSOHWLRQ?V?????’XULQJ?D?UHDG?WUDQVDFWLRQ??WKH?WDUJHW?LV?QRW
UHTXLUHG?WR?XVH?E\WH?HQDEOHV?DV?SDUW?RI?WKH?FRPSDULVRQ??LI?DOO?E\WHV?DUH?UHWXUQHG
LQGHSHQGHQW?RI?WKH?DVVHUWHG?E\WH?HQDEOHV?DQG?WKH?DFFHVVHG?ORFDWLRQ?KDV?QR?UHDG?VLGH?
HIIHFWV??SUH?IHWFKDEOH????,I?WKH?FRPSDUH?PDWFKHV?D?’HOD\HG?5HTXHVW??DOUHDG\?HQTXHXHG??
WKH?WDUJHW?GRHV?QRW?HQTXHXH?WKH?UHTXHVW?DJDLQ?EXW?VLPSO\?WHUPLQDWHV?WKH?WUDQVDFWLRQ?ZLWK
5HWU\?LQGLFDWLQJ?WKDW?WKH?WDUJHW?LV?QRW?\HW?UHDG\?WR?FRPSOHWH?WKH?UHTXHVW???,I?WKH?FRPSDUH
PDWFKHV?D?’HOD\HG?&RPSOHWLRQ??WKH?WDUJHW?UHVSRQGV?E\?VLJQDOLQJ?WKH?VWDWXV?DQG?SURYLGLQJ
WKH?GDWD?LI?D?UHDG?WUDQVDFWLRQ?
7KH?PDVWHU?PXVW?UHSHDW?WKH?WUDQVDFWLRQ?H[DFWO\?DV?WKH?RULJLQDO?UHTXHVW??LQFOXGLQJ?ZULWH
GDWD?LQ?DOO?E\WH?ODQHV??ZKHWKHU?WKH?FRUUHVSRQGLQJ?E\WH?HQDEOHV?DUH?DVVHUWHG?RU?QRW??
2WKHUZLVH??WKH?WDUJHW?ZLOO?DVVXPH?LW?LV?D?QHZ?WUDQVDFWLRQ???,I?WKH?RULJLQDO?WUDQVDFWLRQ?LV
QHYHU?UHSHDWHG??LW?ZLOO?HYHQWXDOO\?EH?GLVFDUGHG?ZKHQ?WKH?’LVFDUG?7LPHU?H[SLUHV??UHIHU?WR
6HFWLRQ???????????????7ZR?PDVWHUV?FRXOG?UHTXHVW?WKH?H[DFW?VDPH?WUDQVDFWLRQ?DQG?WKH?WDUJHW
FDQQRW?DQG?QHHG?QRW?GLVWLQJXLVK?EHWZHHQ?WKHP?DQG?ZLOO?VLPSO\?FRPSOHWH?WKH?DFFHVV?
6SHFLDO?UHTXLUHPHQWV?DSSO\?LI?D?GDWD?SDULW\?HUURU?RFFXUV?ZKLOH?LQLWLDWLQJ?RU?FRPSOHWLQJ?D
’HOD\HG?7UDQVDFWLRQ???5HIHU?WR?6HFWLRQ????????IRU?GHWDLOV?DERXW?D?SDULW\?HUURU?DQG?’HOD\HG
7UDQVDFWLRQV?
Revision 2.2
64
3.3.3.3.3. Discarding a Delayed Transaction
$?GHYLFH?LV?DOORZHG?WR?GLVFDUG?D?’HOD\HG?5HTXHVW?IURP?WKH?WLPH?LW?LV?HQTXHXHG?XQWLO?LW?KDV
EHHQ?DWWHPSWHG?RQ?WKH?GHVWLQDWLRQ?EXV??VLQFH?WKH?PDVWHU?LV?UHTXLUHG?WR?UHSHDW?WKH?UHTXHVW
XQWLO?LW?FRPSOHWHV???2QFH?D?5HTXHVW?KDV?EHHQ?DWWHPSWHG?RQ?WKH?GHVWLQDWLRQ?EXV??LW?PXVW
FRQWLQXH?WR?EH?UHSHDWHG?XQWLO?LW?FRPSOHWHV?RQ?WKH?GHVWLQDWLRQ?EXV?DQG?FDQQRW?EH?GLVFDUGHG?
7KH?PDVWHU?LV?DOORZHG?WR?SUHVHQW?RWKHU?UHTXHVWV???%XW?LI?LW?DWWHPSWV?PRUH?WKDQ?RQH?UHTXHVW?
WKH?PDVWHU?PXVW?FRQWLQXH?WR?UHSHDW?DOO?UHTXHVWV?WKDW?KDYH?EHHQ?DWWHPSWHG?XQFRQGLWLRQDOO\
XQWLO?WKH\?FRPSOHWH???7KH?UHSHDWLQJ?RI?WKH?UHTXHVWV?LV?QRW?UHTXLUHG?WR?EH?HTXDO??EXW?LV
UHTXLUHG?WR?EH?IDLU?
:KHQ?D?’HOD\HG?5HTXHVW?FRPSOHWHV?RQ?WKH?GHVWLQDWLRQ?EXV??LW?EHFRPHV?D?’HOD\HG
&RPSOHWLRQ???7KH?WDUJHW?GHYLFH?LV?DOORZHG?WR?GLVFDUG?’HOD\HG?&RPSOHWLRQV?LQ?RQO\?WZR
FDVHV???7KH?ILUVW?FDVH?LV?ZKHQ?WKH?’HOD\HG?&RPSOHWLRQ?LV?D?UHDG?WR?D?SUH?IHWFKDEOH?UHJLRQ
?RU?WKH?FRPPDQG?ZDV?0HPRU\?5HDG?/LQH?RU?0HPRU\?5HDG?0XOWLSOH????7KH?VHFRQG?FDVH
LV?IRU?DOO?’HOD\HG?&RPSOHWLRQV??UHDG?RU?ZULWH??SUH?IHWFKDEOH?RU?QRW??ZKHQ?WKH?PDVWHU?KDV
QRW?UHSHDWHG?WKH?UHTXHVW?ZLWKLQ?? ?? ?FORFNV???:KHQ?WKLV?WLPHU??UHIHUUHG?WR?DV?WKH?’LVFDUG
7LPHU??H[SLUHV??WKH?GHYLFH?LV?UHTXLUHG?WR?GLVFDUG?WKH?GDWD??RWKHUZLVH??D?GHDGORFN?PD\
RFFXU?
1RWH???:KHQ?WKH?WUDQVDFWLRQ?LV?GLVFDUGHG??GDWD?PD\?EH?GHVWUR\HG???7KLV?RFFXUV?ZKHQ?WKH
GLVFDUGHG?’HOD\HG?&RPSOHWLRQ?LV?D?UHDG?WR?D?QRQ?SUHIHWFKDEOH?UHJLRQ?
,I?WKH?’LVFDUG?7LPHU?H[SLUHV??WKH?GHYLFH?PD\?FKRRVH?WR?UHSRUW?DQ?HUURU?RU?QRW???,I?WKH?GDWD
LV?SUHIHWFKDEOH??FDVH?????LW?LV?UHFRPPHQGHG?WKDW?WKH?GHYLFH?QRW?UHSRUW?DQ?HUURU??VLQFH
V\VWHP?LQWHJULW\?LV?QRW?HIIHFWHG???+RZHYHU??LI?WKH?GDWD?RQ?D?UHDG?DFFHVV?LV?QRW?SUHIHWFKDEOH
?FDVH?????LW?LV?UHFRPPHQGHG?WKDW?WKH?GHYLFH?UHSRUW?WKH?HUURU?WR?LWV?GHYLFH?GULYHU?VLQFH
V\VWHP?LQWHJULW\?LV?DIIHFWHG?
3.3.3.3.4. Memory Writes and Delayed Transactions
:KLOH?FRPSOHWLQJ?D?’HOD\HG?5HTXHVW??WKH?WDUJHW?LV?DOVR?UHTXLUHG?WR?FRPSOHWH?DOO?PHPRU\
ZULWH?WUDQVDFWLRQV?DGGUHVVHG?WR?LW???7KH?WDUJHW?PD\??IURP?WLPH?WR?WLPH??UHWU\?D?PHPRU\
ZULWH?ZKLOH?WHPSRUDU\?LQWHUQDO?FRQIOLFWV?DUH?EHLQJ?UHVROYHG??IRU?H[DPSOH??ZKHQ?DOO?WKH
PHPRU\?ZULWH?GDWD?EXIIHUV?DUH?IXOO??RU?EHIRUH?WKH?’HOD\HG?5HTXHVW?KDV?FRPSOHWHG?RQ?WKH
GHVWLQDWLRQ?EXV??EXW?LV?JXDUDQWHHG?WR?FRPSOHWH????+RZHYHU??WKH?WDUJHW?FDQQRW?UHTXLUH?WKH
’HOD\HG?7UDQVDFWLRQ?WR?FRPSOHWH?RQ?WKH?RULJLQDWLQJ?EXV?EHIRUH?DFFHSWLQJ?WKH?PHPRU\
ZULWH?GDWD??RWKHUZLVH??D?GHDGORFN?PD\?RFFXU???5HIHU?WR?6HFWLRQ????????LWHP????IRU
DGGLWLRQDO?LQIRUPDWLRQ???7KH?IROORZLQJ?LPSOHPHQWDWLRQ?QRWH?GHVFULEHV?WKH?GHDGORFN?
Revision 2.2
65
Implementation Note: Deadlock When Memory Write Data is Not
Accepted
7KH?GHDGORFN?RFFXUV?ZKHQ?WKH?PDVWHU?DQG?WKH?WDUJHW?RI?D?WUDQVDFWLRQ?UHVLGH?RQ?GLIIHUHQW
EXVHV??RU?VHJPHQWV????7KH?3&,?WR?3&,?EULGJH ?? ?WKDW?FRQQHFWV?WKH?WZR?EXVHV?WRJHWKHU?GRHV
QRW?LPSOHPHQW?’HOD\HG?7UDQVDFWLRQV???7KH?PDVWHU?LQLWLDWHV?D?UHTXHVW?WKDW?LV?IRUZDUGHG?WR
WKH?WDUJHW?E\?WKH?EULGJH???7KH?WDUJHW?UHVSRQGV?WR?WKH?UHTXHVW?E\?XVLQJ?’HOD\HG?7UDQVDFWLRQ
WHUPLQDWLRQ??WHUPLQDWHG?ZLWK?5HWU\????7KH?EULGJH?WHUPLQDWHV?WKH?PDVWHU¶V?UHTXHVW?ZLWK
5HWU\??ZLWKRXW?ODWFKLQJ?WKH?UHTXHVW????$QRWKHU?PDVWHU??RQ?WKH?VDPH?EXV?VHJPHQW?DV?WKH
RULJLQDO?PDVWHU??SRVWV?ZULWH?GDWD?LQWR?WKH?EULGJH?WDUJHWHG?DW?WKH?VDPH?GHYLFH?DV?WKH?UHDG
UHTXHVW???%HFDXVH?LW?LV?GHVLJQHG?WR?WKH?SUHYLRXV?YHUVLRQ?RI?WKLV?VSHFLILFDWLRQ??EHIRUH
’HOD\HG?7UDQVDFWLRQV??WKH?EULGJH?LV?UHTXLUHG?WR?IOXVK?WKH?PHPRU\?ZULWH?GDWD?EHIRUH?WKH
UHDG?FDQ?EH?UHSHDWHG???,I?WKH?WDUJHW?WKDW?XVHV?’HOD\HG?7UDQVDFWLRQ?WHUPLQDWLRQ?ZLOO?QRW
DFFHSW?WKH?PHPRU\?ZULWH?GDWD?XQWLO?WKH?PDVWHU?UHSHDWV?WKH?LQLWLDO?UHDG??D?GHDGORFN?RFFXUV
EHFDXVH?WKH?EULGJH?FDQQRW?UHSHDW?WKH?UHTXHVW?XQWLO?WKH?WDUJHW?DFFHSWV?WKH?ZULWH?GDWD???7R
SUHYHQW?WKLV?IURP?RFFXUULQJ??WKH?WDUJHW?WKDW?XVHV?WKH?’HOD\HG?7UDQVDFWLRQ?WHUPLQDWLRQ?WR
PHHW?WKH?LQLWLDO?ODWHQF\?UHTXLUHPHQWV?LV?UHTXLUHG?WR?DFFHSW?PHPRU\?ZULWH?GDWD?HYHQ
WKRXJK?WKH?’HOD\HG?7UDQVDFWLRQ?KDV?QRW?FRPSOHWHG?
3.3.3.3.5. Supporting Multiple Delayed Transactions
7KLV?VHFWLRQ?WDNHV?WKH?EDVLF?FRQFHSWV?RI?D?VLQJOH?’HOD\HG?7UDQVDFWLRQ?DV?GHVFULEHG?LQ?WKH
SUHYLRXV?VHFWLRQ?DQG?H[WHQGV?WKHP?WR?VXSSRUW?PXOWLSOH?’HOD\HG?7UDQVDFWLRQV?DW?WKH?VDPH
WLPH???%ULGJHV??LQ?SDUWLFXODU??3&,?WR?3&,?EULGJHV??DUH?WKH?PRVW?OLNHO\?FDQGLGDWHV?WR?KDQGOH
PXOWLSOH?’HOD\HG?7UDQVDFWLRQV?DV?D?ZD\?WR?LPSURYH?V\VWHP?SHUIRUPDQFH?DQG?PHHW?WKH
LQLWLDO?ODWHQF\?UHTXLUHPHQWV???7R?DVVLVW?LQ?XQGHUVWDQGLQJ?WKH?UHTXLUHPHQWV?RI?VXSSRUWLQJ
PXOWLSOH?’HOD\HG?7UDQVDFWLRQV??WKH?IROORZLQJ?VHFWLRQ?IRFXVHV?RQ?D?3&,?WR?3&,?EULGJH?
7KLV?IRFXV?DOORZV?WKH?VDPH?WHUPLQRORJ\?WR?EH?XVHG?ZKHQ?GHVFULELQJ?WUDQVDFWLRQV?LQLWLDWHG
RQ?HLWKHU?LQWHUIDFH?RI?WKH?EULGJH???0RVW?RWKHU?EULGJHV??KRVW?EXV?EULGJH?DQG?VWDQGDUG
H[SDQVLRQ?EXV?EULGJH??ZLOO?W\SLFDOO\?KDQGOH?RQO\?D?VLQJOH?’HOD\HG?7UDQVDFWLRQ?
6XSSRUWLQJ?PXOWLSOH?WUDQVDFWLRQV?LV?SRVVLEOH?EXW?WKH?GHWDLOV?PD\?YDU\???7KH?IXQGDPHQWDO
UHTXLUHPHQWV?LQ?DOO?FDVHV?DUH?WKDW?WUDQVDFWLRQ?RUGHULQJ?EH?PDLQWDLQHG?DV?GHVFULEHG?LQ
6HFWLRQ????????DQG?6HFWLRQ????????????DQG?GHDGORFNV?ZLOO?EH?DYRLGHG?
7UDQVDFWLRQ?’HILQLWLRQV
30:???3RVWHG?0HPRU\?:ULWH?LV?D?WUDQVDFWLRQ?WKDW?KDV?FRPSOHWHG?RQ?WKH?RULJLQDWLQJ?EXV
EHIRUH?FRPSOHWLQJ?RQ?WKH?GHVWLQDWLRQ?EXV?DQG?FDQ?RQO\?RFFXU?IRU?0HPRU\?:ULWH?DQG
0HPRU\?:ULWH?DQG?,QYDOLGDWH?FRPPDQGV?
’55???’HOD\HG?5HDG?5HTXHVW?LV?D?WUDQVDFWLRQ?WKDW?PXVW?FRPSOHWH?RQ?WKH?GHVWLQDWLRQ?EXV
EHIRUH?FRPSOHWLQJ?RQ?WKH?RULJLQDWLQJ?EXV?DQG?FDQ?EH?DQ?,QWHUUXSW?$FNQRZOHGJH??,?2
5HDG??&RQILJXUDWLRQ?5HDG??0HPRU\?5HDG??0HPRU\?5HDG?/LQH??RU?0HPRU\?5HDG
0XOWLSOH?FRPPDQG???$V?PHQWLRQHG?HDUOLHU??RQFH?D?UHTXHVW?KDV?EHHQ?DWWHPSWHG?RQ?WKH
GHVWLQDWLRQ?EXV??LW?PXVW?FRQWLQXH?WR?EH?UHSHDWHG?XQWLO?LW?FRPSOHWHV?RQ?WKH?GHVWLQDWLRQ?EXV?
8QWLO?WKDW?WLPH??WKH?’55?LV?RQO\?D?UHTXHVW?DQG?PD\?EH?GLVFDUGHG?DW?DQ\?WLPH?WR?SUHYHQW
GHDGORFN?RU?LPSURYH?SHUIRUPDQFH??VLQFH?WKH?PDVWHU?PXVW?UHSHDW?WKH?UHTXHVW?ODWHU?
’:5???’HOD\HG?:ULWH?5HTXHVW?LV?D?WUDQVDFWLRQ?WKDW?PXVW?FRPSOHWH?RQ?WKH?GHVWLQDWLRQ?EXV
EHIRUH?FRPSOHWLQJ?RQ?WKH?RULJLQDWLQJ?EXV?DQG?FDQ?EH?DQ?,?2?:ULWH?RU?&RQILJXUDWLRQ?:ULWH
18 This is a bridge that is built to an earlier version of this specification.
Revision 2.2
66
FRPPDQG???1RWH???0HPRU\?:ULWH?DQG?0HPRU\?:ULWH?DQG?,QYDOLGDWH?FRPPDQGV?PXVW?EH
SRVWHG??30:??DQG?QRW?EH?FRPSOHWHG?DV?’:5???$V?PHQWLRQHG?HDUOLHU??RQFH?D?UHTXHVW?KDV
EHHQ?DWWHPSWHG?RQ?WKH?GHVWLQDWLRQ?EXV??LW?PXVW?FRQWLQXH?WR?EH?UHSHDWHG?XQWLO?LW?FRPSOHWHV?
8QWLO?WKDW?WLPH??WKH?’:5?LV?RQO\?D?UHTXHVW?DQG?PD\?EH?GLVFDUGHG?DW?DQ\?WLPH?WR?SUHYHQW
GHDGORFN?RU?LPSURYH?SHUIRUPDQFH??VLQFH?WKH?PDVWHU?PXVW?UHSHDW?WKH?UHTXHVW?ODWHU?
’5&????’HOD\HG?5HDG?&RPSOHWLRQ?LV?D?WUDQVDFWLRQ?WKDW?KDV?FRPSOHWHG?RQ?WKH?GHVWLQDWLRQ
EXV?DQG?LV?QRZ?PRYLQJ?WRZDUG?WKH?RULJLQDWLQJ?EXV?WR?FRPSOHWH???7KH?’5&?FRQWDLQV?WKH
GDWD?UHTXHVWHG?E\?WKH?PDVWHU?DQG?WKH?VWDWXV?RI?WKH?WDUJHW??QRUPDO??0DVWHU?$ERUW??7DUJHW?
$ERUW??SDULW\?HUURU??HWF???
’:&???’HOD\HG?:ULWH?&RPSOHWLRQ?LV?D?WUDQVDFWLRQ?WKDW?KDV?FRPSOHWHG?RQ?WKH?GHVWLQDWLRQ
EXV?DQG?LV?QRZ?PRYLQJ?WRZDUG?WKH?RULJLQDWLQJ?EXV???7KH?’:&?GRHV?QRW?FRQWDLQ?WKH?GDWD
RI?WKH?DFFHVV?EXW?RQO\?VWDWXV?RI?KRZ?LW?FRPSOHWHG??QRUPDO??0DVWHU?$ERUW??7DUJHW?$ERUW?
SDULW\?HUURU??HWF?????7KH?ZULWH?GDWD?KDV?EHHQ?ZULWWHQ?WR?WKH?VSHFLILHG?WDUJHW?
2UGHULQJ?5XOHV?IRU?0XOWLSOH?’HOD\HG?7UDQVDFWLRQV
7DEOH?????UHSUHVHQWV?WKH?RUGHULQJ?UXOHV?ZKHQ?D?EULGJH?LQ?WKH?V\VWHP?LV?FDSDEOH?RI
DOORZLQJ?PXOWLSOH?WUDQVDFWLRQV?WR?SURFHHG?LQ?HDFK?GLUHFWLRQ?DW?WKH?VDPH?WLPH???7KH
QXPEHU?RI?VLPXOWDQHRXV?WUDQVDFWLRQV?LV?OLPLWHG?E\?WKH?LPSOHPHQWDWLRQ?DQG?QRW?E\?WKH
DUFKLWHFWXUH???%HFDXVH?WKHUH?DUH?ILYH?W\SHV?RI?WUDQVDFWLRQV?WKDW?FDQ?EH?KDQGOHG?LQ?HDFK
GLUHFWLRQ??WKH?IROORZLQJ?WDEOH?KDV????HQWULHV???2I?WKH????ER[HV?LQ?WKH?WDEOH??RQO\?IRXU?DUH
UHTXLUHG?1R¶V??HLJKW?DUH?UHTXLUHG?<HV¶V??DQG?WKH?UHPDLQLQJ????DUH?GRQ¶W?FDUHV???7KH
FROXPQ?RI?WKH?WDEOH?UHSUHVHQWV?DQ?DFFHVV?WKDW?ZDV?DFFHSWHG?SUHYLRXVO\?E\?WKH?EULGJH?
ZKLOH?WKH?URZ?UHSUHVHQWV?D?WUDQVDFWLRQ?WKDW?ZDV?DFFHSWHG?VXEVHTXHQW?WR?WKH?DFFHVV
UHSUHVHQWHG?E\?WKH?FROXPQ???7KH?IROORZLQJ?WDEOH?VSHFLILHV?WKH?RUGHULQJ?UHODWLRQVKLSV
EHWZHHQ?WUDQVDFWLRQV?DV?WKH\?FURVV?D?EULGJH???)RU?DQ?H[SODQDWLRQ?DV?WR?ZK\?WKHVH?UXOHV?DUH
UHTXLUHG?RU?IRU?D?JHQHUDO?GLVFXVVLRQ?RQ?V\VWHP?RUGHULQJ?UXOHV??UHIHU?WR?$SSHQGL[?(?IRU
GHWDLOV?
7DEOH???????2UGHULQJ?5XOHV?IRU?0XOWLSOH?’HOD\HG?7UDQVDFWLRQV
Row pass
Col.?
PMW (Col 2) DRR (Col 3) DWR (Col 4) DRC (Col 5) DWC (Col 6)
PMW (Row 1) No Yes Yes Yes Yes
DRR (Row 2) No Yes/No Yes/No Yes/No Yes/No
DWR (Row 3) No Yes/No Yes/No Yes/No Yes/No
DRC (Row 4) No Yes Yes Yes/No Yes/No
DWC (Row 5) Yes/No Yes Yes Yes/No Yes/No
1R???LQGLFDWHV?WKH?VXEVHTXHQW?WUDQVDFWLRQ?LV?QRW?DOORZHG?WR?FRPSOHWH?EHIRUH?WKH?SUHYLRXV
WUDQVDFWLRQ?WR?SUHVHUYH?RUGHULQJ?LQ?WKH?V\VWHP???7KH?IRXU?1R?ER[HV?DUH?IRXQG?LQ?FROXPQ??
DQG?PDLQWDLQ?D?FRQVLVWHQW?YLHZ?RI?GDWD?LQ?WKH?V\VWHP?DV?GHVFULEHG?E\?WKH?3URGXFHU??
&RQVXPHU?0RGHO?IRXQG?LQ?$SSHQGL[?(???7KHVH?ER[HV?SUHYHQW?30:?GDWD?IURP?EHLQJ
SDVVHG?E\?RWKHU?DFFHVVHV?
<HV????7KH?IRXU?<HV?ER[HV?LQ?5RZ???LQGLFDWH?WKH?30:?PXVW?EH?DOORZHG?WR?FRPSOHWH
EHIRUH?’HOD\HG?5HTXHVWV?RU?’HOD\HG?&RPSOHWLRQV?PRYLQJ?LQ?WKH?VDPH?GLUHFWLRQ?RU?D
GHDGORFN?FDQ?RFFXU???7KLV?SUHYHQWV?GHDGORFNV?IURP?RFFXUULQJ?ZKHQ?’HOD\HG?7UDQVDFWLRQV
DUH?XVHG?ZLWK?GHYLFHV?GHVLJQHG?WR?DQ?HDUOLHU?YHUVLRQ?RI?WKLV?VSHFLILFDWLRQ???$?30:?FDQQRW
EH?GHOD\HG?IURP?FRPSOHWLQJ?EHFDXVH?D?’HOD\HG?5HTXHVW?RU?D?’HOD\HG?&RPSOHWLRQ?ZDV
DFFHSWHG?SULRU?WR?WKH?30:???7KH?RQO\?WKLQJ?WKDW?FDQ?SUHYHQW?WKH?30:?IURP?FRPSOHWLQJ
LV?JDLQLQJ?DFFHVV?WR?WKH?EXV?RU?WKH?WDUJHW?WHUPLQDWLQJ?WKH?DWWHPSW?ZLWK?5HWU\???%RWK
FRQGLWLRQV?DUH?WHPSRUDU\?DQG?ZLOO?UHVROYH?LQGHSHQGHQWO\?RI?RWKHU?HYHQWV???,I?WKH?PDVWHU
Revision 2.2
67
FRQWLQXHV?DWWHPSWLQJ?WR?FRPSOHWH?’HOD\HG?5HTXHVWV??LW?PXVW?EH?IDLU?LQ?DWWHPSWLQJ?WR
FRPSOHWH?WKH?30:???7KHUH?LV?QR?RUGHULQJ?YLRODWLRQ?ZKHQ?D?VXEVHTXHQW?WUDQVDFWLRQ
FRPSOHWHV?EHIRUH?D?SULRU?WUDQVDFWLRQ?
7KH?IRXU?<HV?ER[HV?LQ?URZV???DQG????FROXPQV???DQG????LQGLFDWH?WKDW?’HOD\HG?&RPSOHWLRQV
PXVW?EH?DOORZHG?WR?SDVV?’HOD\HG?5HTXHVWV?PRYLQJ?LQ?WKH?VDPH?GLUHFWLRQ???7KLV?SUHYHQWV
GHDGORFNV?IURP?RFFXUULQJ?ZKHQ?WZR?EULGJHV?WKDW?VXSSRUW?’HOD\HG?7UDQVDFWLRQV?DUH
UHTXHVWLQJ?DFFHVVHV?WR?HDFK?RWKHU???,I?QHLWKHU?EULGJH?DOORZV?’HOD\HG?&RPSOHWLRQV?WR?SDVV
WKH?’HOD\HG?5HTXHVWV??QHLWKHU?FDQ?PDNH?SURJUHVV?
<HV?1R???LQGLFDWHV?WKH?EULGJH?PD\?FKRRVH?WR?DOORZ?WKH?VXEVHTXHQW?WUDQVDFWLRQ?WR
FRPSOHWH?EHIRUH?WKH?SUHYLRXV?WUDQVDFWLRQ?RU?QRW??7KLV?LV?DOORZHG?VLQFH?WKHUH?DUH?QR
RUGHULQJ?UHTXLUHPHQWV?WR?PHHW?RU?GHDGORFNV?WR?DYRLG???+RZ?D?EULGJH?GHVLJQHU?FKRRVHV?WR
LPSOHPHQW?WKHVH?ER[HV?PD\?KDYH?D?FRVW?LPSDFW?RQ?WKH?EULGJH?LPSOHPHQWDWLRQ?RU
SHUIRUPDQFH?LPSDFW?RQ?WKH?V\VWHP?
2UGHULQJ?RI?’HOD\HG?7UDQVDFWLRQV
7KH?RUGHULQJ?RI?’HOD\HG?7UDQVDFWLRQV?LV?HVWDEOLVKHG?ZKHQ?WKH?WUDQVDFWLRQ?FRPSOHWHV?RQ
WKH?RULJLQDWLQJ?EXV??L?H???WKH?UHTXHVWLQJ?PDVWHU?UHFHLYHV?D?UHVSRQVH?RWKHU?WKDQ?5HWU\??
’HOD\HG?5HTXHVWV?DQG?’HOD\HG?&RPSOHWLRQV?DUH?LQWHUPHGLDWH?VWHSV?LQ?WKH?SURFHVV?RI
FRPSOHWLQJ?D?’HOD\HG?7UDQVDFWLRQ??ZKLFK?RFFXU?SULRU?WR?WKH?FRPSOHWLRQ?RI?WKH
WUDQVDFWLRQ?RQ?WKH?RULJLQDWLQJ?EXV???$V?D?UHVXOW??UHRUGHULQJ?LV?DOORZHG?IRU?’HOD\HG
5HTXHVWV?ZLWK?UHVSHFW?WR?RWKHU?’HOD\HG?5HTXHVWV??’HOD\HG?5HTXHVWV?ZLWK?UHVSHFW?WR
’HOD\HG?&RPSOHWLRQV??RU?IRU?’HOD\HG?&RPSOHWLRQV?ZLWK?UHVSHFW?WR?RWKHU?’HOD\HG
&RPSOHWLRQV???+RZHYHU??UHRUGHULQJ?LV?QRW?DOORZHG?ZLWK?UHVSHFW?WR?PHPRU\?ZULWH
WUDQVDFWLRQV??ZKLFK?LV?GHVFULEHG?LQ?7DEOH??????WKH?1R?ER[HV??
,Q?JHQHUDO??D?PDVWHU?GRHV?QRW?QHHG?WR?ZDLW?IRU?RQH?UHTXHVW?WR?EH?FRPSOHWHG?EHIRUH?LW?LVVXHV
DQRWKHU?UHTXHVW???$V?GHVFULEHG?LQ?6HFWLRQ?????????????D?PDVWHU?PD\?KDYH?DQ\?QXPEHU?RI
UHTXHVWV?WHUPLQDWHG?ZLWK?5HWU\?DW?RQH?WLPH??VRPH?RI?ZKLFK?PD\?EH?VHUYLFHG?DV?’HOD\HG
7UDQVDFWLRQV?DQG?VRPH?QRW???+RZHYHU??LI?WKH?PDVWHU?GRHV?LVVXH?D?VHFRQG?UHTXHVW?EHIRUH
WKH?ILUVW?LV?FRPSOHWHG??WKH?PDVWHU?PXVW?FRQWLQXH?WR?UHSHDW?HDFK?RI?WKH?UHTXHVWV?IDLUO\??VR
WKDW?HDFK?KDV?D?IDLU?RSSRUWXQLW\?WR?EH?FRPSOHWHG???,I?D?PDVWHU?KDV?D?VSHFLILF?QHHG?IRU?WZR
WUDQVDFWLRQV?WR?EH?FRPSOHWHG?LQ?D?SDUWLFXODU?RUGHU??LW?PXVW?ZDLW?IRU?WKH?ILUVW?RQH?WR
FRPSOHWH?EHIRUH?UHTXHVWLQJ?WKH?VHFRQG?
Revision 2.2
68
3.4. Arbitration
,Q?RUGHU?WR?PLQLPL]H?DFFHVV?ODWHQF\??WKH?3&,?DUELWUDWLRQ?DSSURDFK?LV?DFFHVV?EDVHG?UDWKHU
WKDQ?WLPH?VORW?EDVHG???7KDW?LV??D?EXV?PDVWHU?PXVW?DUELWUDWH?IRU?HDFK?DFFHVV?LW?SHUIRUPV?RQ
WKH?EXV???3&,?XVHV?D?FHQWUDO?DUELWUDWLRQ?VFKHPH??ZKHUH?HDFK?PDVWHU?DJHQW?KDV?D?XQLTXH
UHTXHVW??REQ#??DQG?JUDQW??GNT#??VLJQDO???$?VLPSOH?UHTXHVW?JUDQW?KDQGVKDNH?LV?XVHG?WR
JDLQ?DFFHVV?WR?WKH?EXV???$UELWUDWLRQ?LV??KLGGHQ???ZKLFK?PHDQV?LW?RFFXUV?GXULQJ?WKH
SUHYLRXV?DFFHVV?VR?WKDW?QR?3&,?EXV?F\FOHV?DUH?FRQVXPHG?GXH?WR?DUELWUDWLRQ??H[FHSW?ZKHQ
WKH?EXV?LV?LQ?DQ?,GOH?VWDWH?
$Q?DUELWUDWLRQ?DOJRULWKP?PXVW?EH?GHILQHG?WR?HVWDEOLVK?D?EDVLV?IRU?D?ZRUVW?FDVH?ODWHQF\
JXDUDQWHH???+RZHYHU??VLQFH?WKH?DUELWUDWLRQ?DOJRULWKP?LV?IXQGDPHQWDOO\?QRW?SDUW?RI?WKH?EXV
VSHFLILFDWLRQ??V\VWHP?GHVLJQHUV?PD\?HOHFW?WR?PRGLI\?LW??EXW?PXVW?SURYLGH?IRU?WKH?ODWHQF\
UHTXLUHPHQWV?RI?WKHLU?VHOHFWHG?,?2?FRQWUROOHUV?DQG?IRU?H[SDQVLRQ?ERDUGV???5HIHU?WR
6HFWLRQ????????IRU?LQIRUPDWLRQ?RQ?ODWHQF\?JXLGHOLQHV???7KH?EXV?DOORZV?EDFN?WR?EDFN
WUDQVDFWLRQV?E\?WKH?VDPH?DJHQW?DQG?DOORZV?IOH[LELOLW\?IRU?WKH?DUELWHU?WR?SULRULWL]H?DQG
ZHLJKW?UHTXHVWV???$Q?DUELWHU?FDQ?LPSOHPHQW?DQ\?VFKHPH?DV?ORQJ?DV?LW?LV?IDLU?DQG?RQO\?D
VLQJOH?GNT#?LV?DVVHUWHG?RQ?DQ\?ULVLQJ?FORFN?
7KH?DUELWHU?LV?UHTXLUHG?WR?LPSOHPHQW?D?IDLUQHVV?DOJRULWKP?WR?DYRLG?GHDGORFNV???,Q?JHQHUDO?
WKH?DUELWHU?PXVW?DGYDQFH?WR?D?QHZ?DJHQW?ZKHQ?WKH?FXUUHQW?PDVWHU?GHDVVHUWV?LWV?REQ#?
)DLUQHVV?PHDQV?WKDW?HDFK?SRWHQWLDO?PDVWHU?PXVW?EH?JUDQWHG?DFFHVV?WR?WKH?EXV?LQGHSHQGHQW
RI?RWKHU?UHTXHVWV???+RZHYHU??WKLV?GRHV?QRW?PHDQ?WKDW?DOO?DJHQWV?DUH?UHTXLUHG?WR?KDYH?HTXDO
DFFHVV?WR?WKH?EXV???%\?UHTXLULQJ?D?IDLUQHVV?DOJRULWKP??WKHUH?DUH?QR?VSHFLDO?FRQGLWLRQV?WR
KDQGOH?ZKHQ?LOCK#?LV?DFWLYH??DVVXPLQJ?D?UHVRXUFH?ORFN????$?V\VWHP?WKDW?XVHV?D?IDLUQHVV
DOJRULWKP?LV?VWLOO?FRQVLGHUHG?IDLU?LI?LW?LPSOHPHQWV?D?FRPSOHWH?EXV?ORFN?LQVWHDG?RI?UHVRXUFH
ORFN???+RZHYHU??WKH?DUELWHU?PXVW?DGYDQFH?WR?D?QHZ?DJHQW?LI?WKH?LQLWLDO?WUDQVDFWLRQ
DWWHPSWLQJ?WR?HVWDEOLVK?WKH?ORFN?LV?WHUPLQDWHG?ZLWK?5HWU\?
Revision 2.2
69
Implementation Note: System Arbitration Algorithm
2QH?H[DPSOH?RI?EXLOGLQJ?DQ?DUELWHU?WR?LPSOHPHQW?D?IDLUQHVV?DOJRULWKP?LV?ZKHQ?WKHUH?DUH?WZR?OHYHOV
WR?ZKLFK?EXV?PDVWHUV?DUH?DVVLJQHG???,Q?WKLV?H[DPSOH??WKH?DJHQWV?WKDW?DUH?DVVLJQHG?WR?WKH?ILUVW?OHYHO
KDYH?D?JUHDWHU?QHHG?WR?XVH?WKH?EXV?WKDQ?DJHQWV?DVVLJQHG?WR?WKH?VHFRQG?OHYHO??L?H???ORZHU?ODWHQF\?RU
JUHDWHU?WKURXJKSXW????6HFRQG?OHYHO?DJHQWV?KDYH?HTXDO?DFFHVV?WR?WKH?EXV?ZLWK?UHVSHFW?WR?RWKHU?VHFRQG
OHYHO?DJHQWV???+RZHYHU??WKH?VHFRQG?OHYHO?DJHQWV?DV?D?JURXS?KDYH?HTXDO?DFFHVV?WR?WKH?EXV?DV?HDFK
DJHQW?RI?WKH?ILUVW?OHYHO???$Q?H[DPSOH?RI?KRZ?D?V\VWHP?PD\?DVVLJQ?DJHQWV?WR?D?JLYHQ?OHYHO?LV?ZKHUH
GHYLFHV?VXFK?DV?YLGHR??$70??RU?)’’,?EXV?PDVWHUV?ZRXOG?EH?DVVLJQHG?WR?/HYHO???ZKLOH?GHYLFHV
VXFK?DV?6&6,??/$1??RU?VWDQGDUG?H[SDQVLRQ?EXV?PDVWHUV?ZRXOG?EH?DVVLJQHG?WR?WKH?VHFRQG?OHYHO?
7KH?ILJXUH?EHORZ?LV?DQ?H[DPSOH?RI?D?IDLUQHVV?DUELWUDWLRQ?DOJRULWKP?WKDW?XVHV?WZR?OHYHOV?RI
DUELWUDWLRQ???7KH?ILUVW?OHYHO?FRQVLVWV?RI?$JHQW?$??$JHQW?%??DQG?/HYHO????ZKHUH?/HYHO???LV?WKH?QH[W
DJHQW?DW?WKDW?OHYHO?UHTXHVWLQJ?DFFHVV?WR?WKH?EXV???/HYHO???FRQVLVWV?RI?$JHQW?;??$JHQW?<??DQG?$JHQW
=???,I?DOO?DJHQWV?RQ?OHYHO???DQG???KDYH?WKHLU?REQ#?OLQHV?DVVHUWHG?DQG?FRQWLQXH?WR?DVVHUW?WKHP??DQG?LI
$JHQW?$?LV?WKH?QH[W?WR?UHFHLYH?WKH?EXV?IRU?/HYHO???DQG?$JHQW?;?LV?WKH?QH[W?IRU?/HYHO????WKHQ?WKH
RUGHU?RI?WKH?DJHQWV?DFFHVVLQJ?WKH?EXV?ZRXOG?EH?
$??%??/HYHO????WKLV?WLPH?LW?LV?;?
$??%??/HYHO????WKLV?WLPH?LW?LV?<?
$??%??/HYHO????WKLV?WLPH?LW?LV?=?
DQG?VR?IRUWK?
,I?RQO\?$JHQW?%?DQG?$JHQW?<?KDG?WKHLU?REQ#V?DVVHUWHG?DQG?FRQWLQXHG?WR?DVVHUW?WKHP??WKH?RUGHU
ZRXOG?EH?
%??/HYHO????<??
%??/HYHO????<??
%\?UHTXLULQJ?D?IDLUQHVV?DUELWUDWLRQ?DOJRULWKP??WKH?V\VWHP?GHVLJQHU?FDQ?EDODQFH?WKH?QHHGV?RI?KLJK
SHUIRUPDQFH?DJHQWV?VXFK?DV?YLGHR??$70??RU?)’’,?ZLWK?ORZHU?SHUIRUPDQFH?EXV?GHYLFHV?OLNH?/$1
DQG?6&6,???$QRWKHU?V\VWHP?GHVLJQHU?PD\?SXW?RQO\?PXOWLPHGLD?GHYLFHV?RQ?DUELWUDWLRQ?/HYHO???DQG
SXW?WKH?)’’,??RU?$70???/$1??DQG?6&6,?GHYLFHV?RQ?/HYHO?????7KHVH?H[DPSOHV?DFKLHYH?WKH?KLJKHVW
OHYHO?RI?V\VWHP?SHUIRUPDQFH?SRVVLEOH?IRU?WKURXJKSXW?RU?ORZHVW?ODWHQF\?ZLWKRXW?SRVVLEOH?VWDUYDWLRQ
FRQGLWLRQV???7KH?SHUIRUPDQFH?RI?WKH?V\VWHP?FDQ?EH?EDODQFHG?E\?DOORFDWLQJ?D?VSHFLILF?DPRXQW?RI?EXV
EDQGZLGWK?WR?HDFK?DJHQW?E\?FDUHIXO?DVVLJQPHQW?RI?HDFK?PDVWHU?WR?DQ?DUELWUDWLRQ?OHYHO?DQG
SURJUDPPLQJ?HDFK?DJHQW¶V?/DWHQF\?7LPHU?DSSURSULDWHO\?
$JHQW?$
$JHQW?%
/HYHO??
/HYHO??
$JHQW?;
$JHQW?<
$JHQW?=
/HYHO??
Revision 2.2
70
3.4.1. Arbitration Signaling Protocol
$Q?DJHQW?UHTXHVWV?WKH?EXV?E\?DVVHUWLQJ?LWV?REQ#???$JHQWV?PXVW?RQO\?XVH?REQ#?WR?VLJQDO
D?WUXH?QHHG?WR?XVH?WKH?EXV???$Q?DJHQW?PXVW?QHYHU?XVH?REQ#?WR??SDUN??LWVHOI?RQ?WKH?EXV???,I
EXV?SDUNLQJ?LV?LPSOHPHQWHG??LW?LV?WKH?DUELWHU?WKDW?GHVLJQDWHV?WKH?GHIDXOW?RZQHU???:KHQ?WKH
DUELWHU?GHWHUPLQHV?DQ?DJHQW?PD\?XVH?WKH?EXV??LW?DVVHUWV?WKH?DJHQW?V?GNT#?
7KH?DUELWHU?PD\?GHDVVHUW?DQ?DJHQW?V?GNT#?RQ?DQ\?FORFN???$Q?DJHQW?PXVW?HQVXUH?LWV?GNT#
LV?DVVHUWHG?RQ?WKH?ULVLQJ?FORFN?HGJH?LW?ZDQWV?WR?VWDUW?D?WUDQVDFWLRQ???1RWH???$?PDVWHU?LV
DOORZHG?WR?VWDUW?D?WUDQVDFWLRQ?ZKHQ?LWV?GNT#?LV?DVVHUWHG?DQG?WKH?EXV?LV?LQ?DQ?,GOH?VWDWH
LQGHSHQGHQW?RI?WKH?VWDWH?RI?LWV?REQ#???,I?GNT#?LV?GHDVVHUWHG??WKH?WUDQVDFWLRQ?PXVW?QRW
SURFHHG???2QFH?DVVHUWHG??GNT#?PD\?EH?GHDVVHUWHG?DFFRUGLQJ?WR?WKH?IROORZLQJ?UXOHV?
?? ,I?GNT#?LV?GHDVVHUWHG?DQG?FRAME#?LV?DVVHUWHG?RQ?WKH?VDPH?FORFN??WKH?EXV
WUDQVDFWLRQ?LV?YDOLG?DQG?ZLOO?FRQWLQXH?
?? 2QH?GNT#?FDQ?EH?GHDVVHUWHG?FRLQFLGHQW?ZLWK?DQRWKHU?GNT# EHLQJ?DVVHUWHG?LI?WKH
EXV?LV?QRW?LQ?WKH?,GOH?VWDWH???2WKHUZLVH??D?RQH?FORFN?GHOD\?LV?UHTXLUHG?EHWZHHQ?WKH
GHDVVHUWLRQ?RI?D?GNT#?DQG?WKH?DVVHUWLRQ?RI?WKH?QH[W?GNT#??RU?HOVH?WKHUH?PD\?EH
FRQWHQWLRQ?RQ?WKH?AD?OLQHV?DQG?PAR?GXH?WR?WKH?FXUUHQW?PDVWHU?GRLQJ?DGGUHVV
VWHSSLQJ?
?? :KLOH?FRAME#?LV?GHDVVHUWHG??GNT#?PD\?EH?GHDVVHUWHG?DW?DQ\?WLPH?LQ?RUGHU?WR
VHUYLFH?D?KLJKHU?SULRULW\ ?? ?PDVWHU?RU?LQ?UHVSRQVH?WR?WKH?DVVRFLDWHG?REQ#?EHLQJ
GHDVVHUWHG?
)LJXUH??????LOOXVWUDWHV?EDVLF?DUELWUDWLRQ???7ZR?DJHQWV?DUH?XVHG?WR?LOOXVWUDWH?KRZ?DQ?DUELWHU
PD\?DOWHUQDWH?EXV?DFFHVVHV?
CLK
FRAME#
AD
REQ#-a
REQ#-b
GNT#-a
GNT#-b
ADDRESS DATA
7 1 2 3 5 6 4
ADDRESS DATA
access - A access - B
)LJXUH????????%DVLF?$UELWUDWLRQ
REQ#?D?LV?DVVHUWHG?SULRU?WR?RU?DW?FORFN???WR?UHTXHVW?XVH?RI?WKH?LQWHUIDFH???$JHQW?$?LV
JUDQWHG?DFFHVV?WR?WKH?EXV?EHFDXVH?GNT#?D?LV?DVVHUWHG?DW?FORFN??????$JHQW?$?PD\?VWDUW?D
WUDQVDFWLRQ?DW?FORFN???EHFDXVH?FRAME#?DQG?IRDY#?DUH?GHDVVHUWHG?DQG?GNT#?D?LV
DVVHUWHG???$JHQW?$?V?WUDQVDFWLRQ?VWDUWV?ZKHQ?FRAME#?LV?DVVHUWHG?RQ?FORFN?????6LQFH
19 Higher priority here does not imply a fixed priority arbitration, but refers to the agent that would win
arbitration at a given instant in time.
Revision 2.2
71
$JHQW?$?GHVLUHV?WR?SHUIRUP?DQRWKHU?WUDQVDFWLRQ??LW?OHDYHV?REQ#?D?DVVHUWHG???:KHQ
FRAME#?LV?DVVHUWHG?RQ?FORFN????WKH?DUELWHU?GHWHUPLQHV?$JHQW?%?VKRXOG?JR?QH[W?DQG
DVVHUWV?GNT#?E?DQG?GHDVVHUWV?GNT#?D?RQ?FORFN???
:KHQ?DJHQW?$?FRPSOHWHV?LWV?WUDQVDFWLRQ?RQ?FORFN????LW?UHOLQTXLVKHV?WKH?EXV???$OO?3&,
DJHQWV?FDQ?GHWHUPLQH?WKH?HQG?RI?WKH?FXUUHQW?WUDQVDFWLRQ?ZKHQ?ERWK?FRAME#?DQG?IRDY#
DUH?GHDVVHUWHG???$JHQW?%?EHFRPHV?WKH?RZQHU?RQ?FORFN????EHFDXVH?FRAME#?DQG?IRDY#
DUH?GHDVVHUWHG??DQG?FRPSOHWHV?LWV?WUDQVDFWLRQ?RQ?FORFN???
1RWLFH?WKDW?REQ#?E?LV?GHDVVHUWHG?DQG?FRAME#?LV?DVVHUWHG?RQ?FORFN???LQGLFDWLQJ?DJHQW
%?UHTXLUHV?RQO\?D?VLQJOH?WUDQVDFWLRQ???7KH?DUELWHU?JUDQWV?WKH?QH[W?WUDQVDFWLRQ?WR?$JHQW?$
EHFDXVH?LWV?REQ#?LV?VWLOO?DVVHUWHG?
7KH?FXUUHQW?RZQHU?RI?WKH?EXV?NHHSV?REQ#?DVVHUWHG?ZKHQ?LW?UHTXLUHV?DGGLWLRQDO
WUDQVDFWLRQV???,I?QR?RWKHU?UHTXHVWV?DUH?DVVHUWHG?RU?WKH?FXUUHQW?PDVWHU?KDV?KLJKHVW?SULRULW\?
WKH?DUELWHU?FRQWLQXHV?WR?JUDQW?WKH?EXV?WR?WKH?FXUUHQW?PDVWHU?
Implementation Note: Bus Parking
:KHQ?QR?REQ#V?DUH?DVVHUWHG??LW?LV?UHFRPPHQGHG?QRW?WR?UHPRYH?WKH?FXUUHQW?PDVWHU¶V
GNT#?WR?SDUN?WKH?EXV?DW?D?GLIIHUHQW?PDVWHU?XQWLO?WKH?EXV?HQWHUV?LWV?,GOH?VWDWH???,I?WKH
FXUUHQW?EXV?PDVWHU¶V?GNT#?LV?GHDVVHUWHG??WKH?GXUDWLRQ?RI?WKH?FXUUHQW?WUDQVDFWLRQ?LV
OLPLWHG?WR?WKH?YDOXH?RI?WKH?/DWHQF\?7LPHU???,I?WKH?PDVWHU?LV?OLPLWHG?E\?WKH?/DWHQF\?7LPHU?
LW?PXVW?UHDUELWUDWH?IRU?WKH?EXV?ZKLFK?ZRXOG?ZDVWH?EXV?EDQGZLGWK???,W?LV?UHFRPPHQGHG?WR
OHDYH GNT#?DVVHUWHG?DW?WKH?FXUUHQW?PDVWHU??ZKHQ?QR?RWKHU?REQ#V?DUH?DVVHUWHG??XQWLO?WKH
EXV?HQWHUV?LWV?,GOH?VWDWH???:KHQ?WKH?EXV?LV?LQ?WKH?,GOH?VWDWH?DQG?QR?REQ#V?DUH?DVVHUWHG??WKH
DUELWHU?PD\?SDUN?WKH?EXV?DW?DQ\?DJHQW?LW?GHVLUHV?
GNT#?JLYHV?DQ?DJHQW?DFFHVV?WR?WKH?EXV?IRU?D?VLQJOH?WUDQVDFWLRQ???,I?DQ?DJHQW?GHVLUHV
DQRWKHU?DFFHVV??LW?VKRXOG?FRQWLQXH?WR?DVVHUW?REQ#???$Q?DJHQW?PD\?GHDVVHUW?REQ#
DQ\WLPH??EXW?WKH?DUELWHU?PD\?LQWHUSUHW?WKLV?WR?PHDQ?WKH?DJHQW?QR?ORQJHU?UHTXLUHV?XVH?RI?WKH
EXV?DQG?PD\?GHDVVHUW?LWV?GNT#???$Q?DJHQW?VKRXOG?GHDVVHUW?REQ#?LQ?WKH?VDPH?FORFN
FRAME#?LV?DVVHUWHG?LI?LW?RQO\?ZDQWV?WR?GR?D?VLQJOH?WUDQVDFWLRQ???:KHQ?D?WUDQVDFWLRQ?LV
WHUPLQDWHG?E\?D?WDUJHW??STOP#?DVVHUWHG???WKH?PDVWHU?PXVW?GHDVVHUW?LWV?REQ#?IRU?D
PLQLPXP?RI?WZR?FORFNV??RQH?EHLQJ?ZKHQ?WKH?EXV?JRHV?WR?WKH?,GOH?VWDWH??DW?WKH?HQG?RI?WKH
WUDQVDFWLRQ?ZKHUH?STOP#?ZDV?DVVHUWHG???DQG?WKH?RWKHU?EHLQJ?HLWKHU?WKH?FORFN?EHIRUH?RU
WKH?FORFN?DIWHU?WKH?,GOH?VWDWH???)RU?DQ?H[FHSWLRQ??UHIHU?WR?6HFWLRQ?????????????7KLV?DOORZV
DQRWKHU?DJHQW?WR?XVH?WKH?LQWHUIDFH?ZKLOH?WKH?SUHYLRXV?WDUJHW?SUHSDUHV?IRU?WKH?QH[W?DFFHVV?
7KH?DUELWHU?FDQ?DVVXPH?WKH?FXUUHQW?PDVWHU?LV??EURNHQ??LI?LW?KDV?QRW?VWDUWHG?DQ?DFFHVV?DIWHU
LWV?GNT#?KDV?EHHQ?DVVHUWHG??LWV?REQ#?LV?DOVR?DVVHUWHG??DQG?WKH?EXV?LV?LQ?WKH?,GOH?VWDWH?IRU
???FORFNV???7KH?DUELWHU?LV?DOORZHG?WR?LJQRUH?DQ\?‡EURNHQ·?PDVWHU¶V?REQ#?DQG?PD\
RSWLRQDOO\?UHSRUW?WKLV?FRQGLWLRQ?WR?WKH?V\VWHP???+RZHYHU??WKH?DUELWHU?PD\?UHPRYH?GNT#
DW?DQ\?WLPH?WR?VHUYLFH?D?KLJKHU?SULRULW\?DJHQW???$?PDVWHU?WKDW?KDV?UHTXHVWHG?XVH?RI?WKH?EXV
WKDW?GRHV?QRW?DVVHUW?FRAME#?ZKHQ?WKH?EXV?LV?LQ?WKH?,GOH?VWDWH?DQG?LWV?GNT#?LV?DVVHUWHG
IDFHV?WKH?SRVVLELOLW\?RI?ORVLQJ?LWV?WXUQ?RQ?WKH?EXV???1RWH???,Q?D?EXV\?V\VWHP??D?PDVWHU?WKDW
GHOD\V?WKH?DVVHUWLRQ?RI?FRAME#?UXQV?WKH?ULVN?RI?VWDUYDWLRQ?EHFDXVH?WKH?DUELWHU?PD\?JUDQW
WKH?EXV?WR?DQRWKHU?DJHQW???)RU?D?PDVWHU?WR?HQVXUH?WKDW?LW?JDLQV?DFFHVV?WR?WKH?EXV??LW?PXVW
DVVHUW?FRAME#?WKH?ILUVW?FORFN?SRVVLEOH?ZKHQ?FRAME#?DQG?IRDY#?DUH?GHDVVHUWHG?DQG
LWV?GNT#?LV?DVVHUWHG?
Revision 2.2
72
3.4.2. Fast Back-to-Back Transactions
7KHUH?DUH?WZR?W\SHV?RI?IDVW?EDFN?WR?EDFN?WUDQVDFWLRQV?WKDW?FDQ?EH?LQLWLDWHG?E\?WKH?VDPH
PDVWHU??WKRVH?WKDW?DFFHVV?WKH?VDPH?DJHQW?DQG?WKRVH?WKDW?GR?QRW???)DVW?EDFN?WR?EDFN
WUDQVDFWLRQV?DUH?DOORZHG?RQ?3&,?ZKHQ?FRQWHQWLRQ?RQ?TRDY#??DEVSEL#??STOP#??RU
PERR#?LV?DYRLGHG?
7KH?ILUVW?W\SH?RI?IDVW?EDFN?WR?EDFN?VXSSRUW?SODFHV?WKH?EXUGHQ?RI?DYRLGLQJ?FRQWHQWLRQ?RQ
WKH?PDVWHU??ZKLOH?WKH?VHFRQG?SODFHV?WKH?EXUGHQ?RQ?DOO?SRWHQWLDO?WDUJHWV???7KH?PDVWHU?PD\
UHPRYH?WKH?,GOH?VWDWH?EHWZHHQ?WUDQVDFWLRQV?ZKHQ?LW?FDQ?JXDUDQWHH?WKDW?QR?FRQWHQWLRQ
RFFXUV???7KLV?FDQ?EH?DFFRPSOLVKHG?ZKHQ?WKH?PDVWHU?V?FXUUHQW?WUDQVDFWLRQ?LV?WR?WKH?VDPH
WDUJHW?DV?WKH?SUHYLRXV?ZULWH?WUDQVDFWLRQ???7KLV?W\SH?RI?IDVW?EDFN?WR?EDFN?WUDQVDFWLRQ
UHTXLUHV?WKH?PDVWHU?WR?XQGHUVWDQG?WKH?DGGUHVV?ERXQGDULHV?RI?WKH?SRWHQWLDO?WDUJHW?
RWKHUZLVH??FRQWHQWLRQ?PD\?RFFXU???7KLV?W\SH?RI?IDVW?EDFN?WR?EDFN?LV?RSWLRQDO?IRU?D?PDVWHU
EXW?PXVW?EH?GHFRGHG?E\?D?WDUJHW???7KH?WDUJHW?PXVW?EH?DEOH?WR?GHWHFW?D?QHZ?DVVHUWLRQ?RI
FRAME#??IURP?WKH?VDPH?PDVWHU??ZLWKRXW?WKH?EXV?JRLQJ?WR?WKH?,GOH?VWDWH?
The second type of fast back-to-back support places the burden of no contention on all
potential targets. The Fast Back-to-Back Capable bit in the Status register may be
hardwired to a logical one (high) if, and, only if, the device, while acting as a bus target,
meets the following two requirements:
?? 7KH?WDUJHW?PXVW?QRW?PLVV?WKH?EHJLQQLQJ?RI?D?EXV?WUDQVDFWLRQ??QRU?ORVH?WKH?DGGUHVV?
ZKHQ?WKDW?WUDQVDFWLRQ?LV?VWDUWHG?ZLWKRXW?D?EXV?,GOH?VWDWH?SUHFHGLQJ?WKH?WUDQVDFWLRQ?
,Q?RWKHU?ZRUGV??WKH?WDUJHW?LV?FDSDEOH?RI?IROORZLQJ?D?EXV?VWDWH?WUDQVLWLRQ?IURP?D?ILQDO
GDWD?WUDQVIHU? ( FRAME#?KLJK??IRDY#?ORZ??GLUHFWO\?WR?DQ?DGGUHVV?SKDVH??FRAME#
ORZ??IRDY#?KLJK??RQ?FRQVHFXWLYH?FORFN?F\FOHV???1RWH???7KH?WDUJHW?PD\?RU?PD\?QRW
EH?VHOHFWHG?RQ?HLWKHU?RU?ERWK?RI?WKHVH?WUDQVDFWLRQV??EXW?PXVW?WUDFN?EXV?VWDWHV
QRQHWKHOHVV? ??
?? 7KH?WDUJHW?PXVW?DYRLG?VLJQDO?FRQIOLFWV?RQ?DEVSEL#??TRDY#??STOP#??DQG
PERR#???,I?WKH?WDUJHW?GRHV?QRW?LPSOHPHQW?WKH?IDVWHVW?SRVVLEOH?DEVSEL#?DVVHUWLRQ
WLPH??WKLV?JXDUDQWHH?LV?DOUHDG\?SURYLGHG???)RU?WKRVH?WDUJHWV?WKDW?GR?SHUIRUP?]HUR
ZDLW?VWDWH?GHFRGHV??WKH?WDUJHW?PXVW?GHOD\?DVVHUWLRQ?RI?WKHVH?IRXU?VLJQDOV?IRU?D?VLQJOH
FORFN??H[FHSW?LQ?HLWKHU?RQH?RI?WKH?IROORZLQJ?WZR?FRQGLWLRQV?
D? 7KH?FXUUHQW?EXV?WUDQVDFWLRQ?ZDV?LPPHGLDWHO\?SUHFHGHG?E\?D?EXV?,GOH?VWDWH?
WKDW?LV??WKLV?LV?QRW?D?EDFN?WR?EDFN?WUDQVDFWLRQ??RU?
E? 7KH?FXUUHQW?WDUJHW?KDG?GULYHQ?DEVSEL#?RQ?WKH?SUHYLRXV?EXV?WUDQVDFWLRQ?
WKDW?LV??WKLV?LV?D?EDFN?WR?EDFN?WUDQVDFWLRQ?LQYROYLQJ?WKH?VDPH?WDUJHW?DV?WKH
SUHYLRXV?WUDQVDFWLRQ?
1RWH???’HOD\LQJ?WKH?DVVHUWLRQ?RI?DEVSEL#?WR?DYRLG?FRQWHQWLRQ?RQ?IDVW?EDFN?WR?EDFN
WUDQVDFWLRQV?GRHV?QRW?DIIHFW?WKH?GHFRGH?VSHHG?LQGLFDWHG?LQ?WKH?VWDWXV?UHJLVWHU???$
GHYLFH?WKDW?QRUPDOO\?DVVHUWV?IDVW?DEVSEL# VWLOO?LQGLFDWHV?‡IDVW·?LQ?WKH?VWDWXV?UHJLVWHU
HYHQ?WKRXJK?DEVSEL#?LV?GHOD\HG?E\?RQH?FORFN?LQ?WKLV?FDVH???7KH?VWDWXV?ELWV
DVVRFLDWHG?ZLWK?GHFRGH?WLPH?DUH?XVHG?E\?WKH?V\VWHP?WR?DOORZ?WKH?VXEWUDFWLYH?GHFRGLQJ
DJHQW?WR?PRYH?LQ?WKH?WLPH?ZKHQ?LW?FODLPV?XQFODLPHG?DFFHVVHV???+RZHYHU??LI?WKH
20 It is recommended that this be done by returning the target state machine (refer to Appendix B) from the
B_BUSY state to the IDLE state as soon as FRAME# is deasserted and the device’s decode time has been
met (a miss occurs) or when DEVSEL# is asserted by another target and not waiting for a bus Idle state
(IRDY# deasserted).
Revision 2.2
73
VXEWUDFWLYH?GHFRGH?DJHQW?FODLPV?WKH?DFFHVV?GXULQJ?PHGLXP?RU?VORZ?GHFRGH?WLPH
LQVWHDG?RI?ZDLWLQJ?IRU?WKH?VXEWUDFWLYH?GHFRGH?WLPH??LW?PXVW?GHOD\?WKH?DVVHUWLRQ?RI
DEVSEL#?ZKHQ?D?IDVW?EDFN?WR?EDFN?WUDQVDFWLRQ?LV?LQ?SURJUHVV??RWKHUZLVH??FRQWHQWLRQ
RQ?DEVSEL#??STOP#??TRDY#? DQG?PERR#?PD\?RFFXU?
)RU?PDVWHUV?WKDW?ZDQW?WR?SHUIRUP?IDVW?EDFN?WR?EDFN?WUDQVDFWLRQV?WKDW?DUH?VXSSRUWHG?E\?WKH
WDUJHW?PHFKDQLVP??WKH?)DVW?%DFN?WR?%DFN?(QDEOH?ELW?LQ?WKH?&RPPDQG?UHJLVWHU?LV?UHTXLUHG?
?7KLV?ELW?LV?RQO\?PHDQLQJIXO?LQ?GHYLFHV?WKDW?DFW?DV?EXV?PDVWHUV?DQG?LV?IXOO\?RSWLRQDO????,W?LV
D?UHDG?ZULWH?ELW?ZKHQ?LPSOHPHQWHG???:KHQ?VHW?WR?D?RQH??KLJK???WKH?EXV?PDVWHU?PD\?VWDUW?D
3&,?WUDQVDFWLRQ?XVLQJ?IDVW?EDFN?WR?EDFN?WLPLQJ?ZLWKRXW?UHJDUG?WR?ZKLFK?WDUJHW?LV?EHLQJ
DGGUHVVHG?SURYLGLQJ?WKH?SUHYLRXV?WUDQVDFWLRQ?ZDV?D?ZULWH?WUDQVDFWLRQ?LVVXHG?E\?WKH
FXUUHQW?EXV?PDVWHU???,I?WKLV?ELW?LV?VHW?WR?D?]HUR??ORZ??RU?QRW?LPSOHPHQWHG??WKH?PDVWHU?PD\
SHUIRUP?IDVW?EDFN?WR?EDFN?RQO\?LI?LW?FDQ?JXDUDQWHH?WKDW?WKH?QHZ?WUDQVDFWLRQ?JRHV?WR?WKH
VDPH?WDUJHW?DV?WKH?SUHYLRXV?RQH??PDVWHU?EDVHG?PHFKDQLVP??
7KLV?ELW?ZRXOG?EH?VHW?E\?WKH?V\VWHP?FRQILJXUDWLRQ?URXWLQH?DIWHU?HQVXULQJ?WKDW?DOO?WDUJHWV
RQ?WKH?VDPH?EXV?KDG?WKH?)DVW?%DFN?WR?%DFN?&DSDEOH?%LW?VHW?
1RWH???7KH?PDVWHU?EDVHG?IDVW?EDFN?WR?EDFN?PHFKDQLVP?GRHV?QRW?DOORZ?WKHVH?IDVW?F\FOHV?WR
RFFXU?ZLWK?VHSDUDWH?WDUJHWV?ZKLOH?WKH?WDUJHW?EDVHG?PHFKDQLVP?GRHV?
,I?WKH?WDUJHW?LV?XQDEOH?WR?SURYLGH?ERWK?RI?WKH?JXDUDQWHHV?VSHFLILHG?DERYH??LW?PXVW?QRW
LPSOHPHQW?WKLV?ELW?DW?DOO??DQG?LW?ZLOO?DXWRPDWLFDOO\?EH?UHWXUQHG?DV?D?]HUR?ZKHQ?WKH?6WDWXV
UHJLVWHU?LV?UHDG?
)DVW?EDFN?WR?EDFN?WUDQVDFWLRQV?DOORZ?DJHQWV?WR?XWLOL]H?EXV?EDQGZLGWK?PRUH?HIIHFWLYHO\???,W
LV?UHFRPPHQGHG?WKDW?WDUJHWV?DQG?WKRVH?PDVWHUV?WKDW?FDQ?LPSURYH?EXV?XWLOL]DWLRQ?VKRXOG
LPSOHPHQW?WKLV?IHDWXUH??SDUWLFXODUO\?VLQFH?WKH?LPSOHPHQWDWLRQ?FRVW?LV?QHJOLJLEOH?
8QGHU?DOO?RWKHU?FRQGLWLRQV??WKH?PDVWHU?PXVW?LQVHUW?D?PLQLPXP?RI?RQH?,GOH?EXV?VWDWH?
?$OVR?WKHUH?LV?DOZD\V?DW?OHDVW?RQH?,GOH?EXV?VWDWH?EHWZHHQ?WUDQVDFWLRQV?E\?GLIIHUHQW
PDVWHUV????1RWH???7KH?PDVWHU?LV?UHTXLUHG?WR?FDXVH?DQ?,GOH?VWDWH?WR?DSSHDU?RQ?WKH?EXV?ZKHQ
WKH?UHTXLUHPHQWV?IRU?D?IDVW?EDFN?WR?EDFN?WUDQVDFWLRQ?DUH?QRW?PHW?RU?ZKHQ?EXV?RZQHUVKLS
FKDQJHV?
’XULQJ?D?IDVW?EDFN?WR?EDFN?WUDQVDFWLRQ??WKH?PDVWHU?VWDUWV?WKH?QH[W?WUDQVDFWLRQ?LPPHGLDWHO\
ZLWKRXW?DQ?,GOH?EXV?VWDWH??DVVXPLQJ?LWV?GNT#?LV?VWLOO?DVVHUWHG????,I?GNT#?LV?GHDVVHUWHG?LQ
WKH?ODVW?GDWD?SKDVH?RI?D?WUDQVDFWLRQ??WKH?PDVWHU?KDV?ORVW?DFFHVV?WR?WKH?EXV?DQG?PXVW
UHOLQTXLVK?WKH?EXV?WR?WKH?QH[W?PDVWHU???7KH?ODVW?GDWD?SKDVH?FRPSOHWHV?ZKHQ?FRAME#?LV
GHDVVHUWHG??DQG?IRDY#?DQG?TRDY#??RU?STOP#??DUH?DVVHUWHG???7KH?FXUUHQW?PDVWHU?VWDUWV
DQRWKHU?WUDQVDFWLRQ?RQ?WKH?FORFN?IROORZLQJ?WKH?FRPSOHWLRQ?RI?WKH?ODVW?GDWD?SKDVH?RI?WKH
SUHYLRXV?WUDQVDFWLRQ?
,W?LV?LPSRUWDQW?WR?QRWH?WKDW?DJHQWV?QRW?LQYROYHG?LQ?D?IDVW?EDFN?WR?EDFN?WUDQVDFWLRQ
VHTXHQFH?FDQQRW??DQG?JHQHUDOO\?QHHG?QRW??GLVWLQJXLVK?LQWHUPHGLDWH?WUDQVDFWLRQ?ERXQGDULHV
XVLQJ?RQO\?FRAME#?DQG?IRDY#??WKHUH?LV?QR?EXV?,GOH?VWDWH????’XULQJ?IDVW?EDFN?WR?EDFNV
RQO\??WKH?PDVWHU?DQG?WDUJHW?LQYROYHG?QHHG?WR?GLVWLQJXLVK?WKHVH?ERXQGDULHV???:KHQ?WKH?ODVW
WUDQVDFWLRQ?LV?RYHU??DOO?DJHQWV?ZLOO?VHH?DQ?,GOH?VWDWH???+RZHYHU??WKRVH?WKDW?GR?VXSSRUW?WKH
WDUJHW?EDVHG?PHFKDQLVP?PXVW?EH?DEOH?WR?GLVWLQJXLVK?WKH?FRPSOHWLRQ?RI?DOO?3&,
WUDQVDFWLRQV?DQG?EH?DEOH?WR?GHWHFW?DOO?DGGUHVV?SKDVHV?
,Q?)LJXUH???????WKH?PDVWHU?FRPSOHWHV?D?ZULWH?RQ?FORFN???DQG?VWDUWV?WKH?QH[W?WUDQVDFWLRQ?RQ
FORFN?????7KH?WDUJHW?PXVW?EHJLQ?VDPSOLQJ?FRAME#?RQ?FORFN???VLQFH?WKH?SUHYLRXV
WUDQVDFWLRQ?FRPSOHWHG?RQ?FORFN????RWKHUZLVH??LW?ZLOO?PLVV?WKH?DGGUHVV?RI?WKH?QH[W
WUDQVDFWLRQ???$?GHYLFH?PXVW?EH?DEOH?WR?GHFRGH?EDFN?WR?EDFN?RSHUDWLRQV??WR?GHWHUPLQH?LI?LW
Revision 2.2
74
LV?WKH?FXUUHQW?WDUJHW??ZKLOH?D?PDVWHU?PD\?RSWLRQDOO\?VXSSRUW?WKLV?IXQFWLRQ???$?WDUJHW?LV?IUHH
WR?FODLP?RZQHUVKLS?E\?DVVHUWLQJ?DEVSEL#??WKHQ?5HWU\?WKH?UHTXHVW?
CLK
FRAME#
AD
ADDRESS DATA ADDRESS DATA
GNT#
REQ#
7 1 2 3 5 6 4
IRDY#
TRDY#
)LJXUH????????$UELWUDWLRQ?IRU?%DFN?WR?%DFN?$FFHVV
3.4.3. Arbitration Parking
7KH?WHUP?SDUN?LPSOLHV?SHUPLVVLRQ?IRU?WKH?DUELWHU?WR?DVVHUW?GNT#?WR?D?VHOHFWHG?DJHQW
ZKHQ?QR?DJHQW?LV?FXUUHQWO\?XVLQJ?RU?UHTXHVWLQJ?WKH?EXV???7KH?DUELWHU?FDQ?VHOHFW?WKH?GHIDXOW
RZQHU?DQ\?ZD\?LW?ZDQWV??IL[HG??ODVW?XVHG??HWF???RU?FDQ?FKRRVH?QRW?WR?SDUN?DW?DOO??HIIHFWLYHO\
GHVLJQDWLQJ?LWVHOI?WKH?GHIDXOW?RZQHU????:KHQ?WKH?DUELWHU?DVVHUWV?DQ?DJHQW?V?GNT#?DQG?WKH
EXV?LV?LQ?WKH?,GOH?VWDWH??WKDW?DJHQW?PXVW?HQDEOH?LWV?AD[31::00]??C/BE[3::0]#??DQG??RQH
FORFN?ODWHU??PAR?RXWSXW?EXIIHUV?ZLWKLQ?HLJKW?FORFNV??UHTXLUHG???ZKLOH?WZR?WKUHH?FORFNV?LV
UHFRPPHQGHG????5HIHU?WR?6HFWLRQ????????IRU?D?GHVFULSWLRQ?RI?WKH?WLPLQJ?UHODWLRQVKLS?RI
PAR?WR?AD????7KH?DJHQW?LV?QRW?FRPSHOOHG?WR?WXUQ?RQ?DOO?EXIIHUV?LQ?D?VLQJOH?FORFN???7KLV
UHTXLUHPHQW?HQVXUHV?WKDW?WKH?DUELWHU?FDQ?VDIHO\?SDUN?WKH?EXV?DW?VRPH?DJHQW?DQG?NQRZ?WKDW
WKH?EXV?ZLOO?QRW?IORDW????,I?WKH?DUELWHU?GRHV?QRW?SDUN?WKH?EXV??WKH?FHQWUDO?UHVRXUFH?GHYLFH?LQ
ZKLFK?WKH?DUELWHU?LV?HPEHGGHG?W\SLFDOO\?GULYHV?WKH?EXV??
,I?WKH?EXV?LV?LQ?WKH?,GOH?VWDWH?DQG?WKH?DUELWHU?UHPRYHV?DQ?DJHQW?V?GNT#??WKH?DJHQW?KDV?ORVW
DFFHVV?WR?WKH?EXV?H[FHSW?IRU?RQH?FDVH???7KH?RQH?FDVH?LV?LI?WKH?DUELWHU?GHDVVHUWHG?GNT#
FRLQFLGHQW?ZLWK?WKH?DJHQW?DVVHUWLQJ?FRAME#???,Q?WKLV?FDVH??WKH?PDVWHU?ZLOO?FRQWLQXH?WKH
WUDQVDFWLRQ???2WKHUZLVH??WKH?DJHQW?PXVW?WUL?VWDWH?AD[31::00]??C/BE#[3::0]??DQG??RQH
FORFN?ODWHU??PAR???8QOLNH?DERYH??WKH?DJHQW?PXVW?GLVDEOH?DOO?EXIIHUV?LQ?D?VLQJOH?FORFN?WR
DYRLG?SRVVLEOH?FRQWHQWLRQ?ZLWK?WKH?QH[W?EXV?RZQHU?
*LYHQ?WKH?DERYH??WKH?PLQLPXP?DUELWUDWLRQ?ODWHQF\?DFKLHYDEOH?RQ?3&,?IURP?WKH?EXV?,GOH
VWDWH?LV?DV?IROORZV?
• 3DUNHG???]HUR?FORFNV?IRU?SDUNHG?DJHQW??WZR?FORFNV?IRU?RWKHUV
• 1RW?3DUNHG???RQH?FORFN?IRU?HYHU\?DJHQW
:KHQ?WKH?EXV?LV?SDUNHG?DW?DQ?DJHQW??WKH?DJHQW?LV?DOORZHG?WR?VWDUW?D?WUDQVDFWLRQ?ZLWKRXW
REQ#?EHLQJ?DVVHUWHG????$?PDVWHU?FDQ?VWDUW?D?WUDQVDFWLRQ?ZKHQ?WKH?EXV?LV?LQ?WKH?,GOH?VWDWH
DQG?GNT#?LV?DVVHUWHG????:KHQ?WKH?DJHQW?QHHGV?WR?GR?PXOWLSOH?WUDQVDFWLRQV??LW?VKRXOG
DVVHUW?REQ#?WR?LQIRUP?WKH?DUELWHU?WKDW?LW?LQWHQGV?WR?GR?PXOWLSOH?WUDQVDFWLRQV???:KHQ?D
PDVWHU?UHTXLUHV?RQO\?D?VLQJOH?WUDQVDFWLRQ??LW?VKRXOG?QRW?DVVHUW?REQ#??RWKHUZLVH??WKH
DUELWHU?PD\?FRQWLQXH?WR?DVVHUW?LWV?GNT#?ZKHQ?LW?GRHV?QRW?UHTXLUH?XVH?RI?WKH?EXV?
Revision 2.2
75
3.5. Latency
3&,?LV?D?ORZ?ODWHQF\??KLJK?WKURXJKSXW?,?2?EXV???%RWK?WDUJHWV?DQG?PDVWHUV?DUH?OLPLWHG?DV?WR
WKH?QXPEHU?RI?ZDLW?VWDWHV?WKH\?FDQ?DGG?WR?D?WUDQVDFWLRQ???)XUWKHUPRUH??HDFK?PDVWHU?KDV?D
SURJUDPPDEOH?WLPHU?OLPLWLQJ?LWV?PD[LPXP?WHQXUH?RQ?WKH?EXV?GXULQJ?WLPHV?RI?KHDY\?EXV
WUDIILF???*LYHQ?WKHVH?WZR?OLPLWV?DQG?WKH?EXV?DUELWUDWLRQ?RUGHU??ZRUVW?FDVH?EXV?DFTXLVLWLRQ
ODWHQFLHV?FDQ?EH?SUHGLFWHG?ZLWK?UHODWLYHO\?KLJK?SUHFLVLRQ?IRU?DQ\?3&,?EXV?PDVWHU???(YHQ
EULGJHV?WR?VWDQGDUG?H[SDQVLRQ?EXVHV?ZLWK?ORQJ?DFFHVV?WLPHV??,6$??(,6$??RU?0&??FDQ?EH
GHVLJQHG?WR?KDYH?PLQLPDO?LPSDFW?RQ?WKH?3&,?EXV?DQG?VWLOO?NHHS?3&,?EXV?DFTXLVLWLRQ
ODWHQF\?SUHGLFWDEOH?
3.5.1. Target Latency
7DUJHW?ODWHQF\?LV?WKH?QXPEHU?RI?FORFNV?WKH?WDUJHW?ZDLWV?EHIRUH?DVVHUWLQJ?TRDY#?
5HTXLUHPHQWV?RQ?WKH?LQLWLDO?GDWD?SKDVH?DUH?GLIIHUHQW?IURP?WKRVH?RI?VXEVHTXHQW?GDWD
SKDVHV?
3.5.1.1. Target Initial Latency
7DUJHW?LQLWLDO?ODWHQF\?LV?WKH?QXPEHU?RI?FORFNV?IURP?WKH?DVVHUWLRQ?RI?FRAME#?WR?WKH
DVVHUWLRQ?RI?TRDY#?ZKLFK?FRPSOHWHV?WKH?LQLWLDO?GDWD?SKDVH??RU?WR?WKH?DVVHUWLRQ?RI
STOP#?LQ?WKH?5HWU\?DQG?7DUJHW?$ERUW?FDVHV???7KLV?QXPEHU?RI?FORFNV?YDULHV?GHSHQGLQJ?RQ
ZKHWKHU?WKH?FRPPDQG?LV?D?UHDG?RU?ZULWH??DQG??LI?D?ZULWH??ZKHWKHU?LW?FDQ?EH?SRVWHG?RU?QRW?
$?PHPRU\?ZULWH?FRPPDQG?VKRXOG?VLPSO\?EH?SRVWHG?E\?WKH?WDUJHW?LQ?D?EXIIHU?DQG?ZULWWHQ
WR?WKH?ILQDO?GHVWLQDWLRQ?ODWHU???,Q?WKLV?FDVH??WKH?WDUJHW?LQLWLDO?ODWHQF\?LV?VPDOO?EHFDXVH?WKH
WUDQVDFWLRQ?ZDV?VLPSO\?D?UHJLVWHU?WR?UHJLVWHU?WUDQVIHU???0HHWLQJ?WDUJHW?LQLWLDO?ODWHQF\?RQ
UHDG?WUDQVDFWLRQV?LV?PRUH?GLIILFXOW?VLQFH?WKLV?ODWHQF\?LV?D?FRPELQDWLRQ?RI?WKH?DFFHVV?WLPH
RI?WKH?VWRUDJH?PHGLD??H?J???GLVN??’5$0??HWF???DQG?WKH?GHOD\?RI?WKH?LQWHUIDFH?ORJLF?
0HHWLQJ?LQLWLDO?ODWHQF\?RQ?,?2?DQG?FRQILJXUDWLRQ?ZULWH?WUDQVDFWLRQV?DUH?VLPLODU?WR?UHDG
ODWHQF\?
7DUJHW?LQLWLDO?ODWHQF\?UHTXLUHPHQWV?GHSHQG?RQ?WKH?VWDWH?RI?V\VWHP?RSHUDWLRQ???7KH?V\VWHP
FDQ?HLWKHU?EH?RSHUDWLQJ?LQ?LQLWLDOL]DWLRQ?WLPH?RU?UXQ?WLPH???,QLWLDOL]DWLRQ?WLPH?EHJLQV?ZKHQ
RST#?LV?GHDVVHUWHG?DQG?FRPSOHWHV?? ?? ?3&,?FORFNV?ODWHU???5XQ?WLPH?IROORZV?LQLWLDOL]DWLRQ?
WLPH?
,I?D?WDUJHW?LV?DFFHVVHG?GXULQJ?LQLWLDOL]DWLRQ?WLPH??LW?LV?DOORZHG?WR?GR?DQ\?RI?WKH?IROORZLQJ?
• ,JQRUH?WKH?UHTXHVW??H[FHSW?LI?LW?LV?D?ERRW?GHYLFH?
• &ODLP?WKH?DFFHVV?DQG?KROG?LQ?ZDLW?VWDWHV?XQWLO?LW?FDQ?FRPSOHWH?WKH?UHTXHVW??QRW?WR
H[FHHG?WKH?HQG?RI?LQLWLDOL]DWLRQ?WLPH
• &ODLP?WKH?DFFHVV?DQG?WHUPLQDWH?ZLWK?5HWU\
,I?D?WDUJHW?LV?DFFHVVHG?GXULQJ?UXQ?WLPH??RST#?KDV?EHHQ?GHDVVHUWHG?JUHDWHU?WKDQ?? ??
FORFNV???LW?PXVW?FRPSOHWH?WKH?LQLWLDO?GDWD?SKDVH?RI?D?WUDQVDFWLRQ??UHDG?RU?ZULWH??ZLWKLQ???
FORFNV?IURP?WKH?DVVHUWLRQ?RI?FRAME#???7KH?WDUJHW?FRPSOHWHV?WKH?LQLWLDO?GDWD?SKDVH?E\
DVVHUWLQJ?TRDY#??WR?DFFHSW?RU?SURYLGH?WKH?UHTXHVWHG?GDWD??RU?E\?WHUPLQDWLQJ?WKH?UHTXHVW
E\?DVVHUWLQJ?STOP#?ZLWKLQ?WKH?WDUJHW?LQLWLDO?ODWHQF\?UHTXLUHPHQW?
+RVW?EXV?EULGJHV?DUH?JUDQWHG?DQ?DGGLWLRQDO????FORFNV??WR?D?PD[LPXP?RI????FORFNV??WR
FRPSOHWH?WKH?LQLWLDO?GDWD?SKDVH?ZKHQ?WKH?DFFHVV?KLWV?D?PRGLILHG?OLQH?LQ?D?FDFKH???+RZHYHU?
WKH?KRVW?EXV?EULGJH?FDQ?QHYHU?H[FHHG????FORFNV?RQ?DQ\?LQLWLDO?GDWD?SKDVH?
Revision 2.2
76
,Q?PRVW?GHVLJQV??WKH?LQLWLDO?GDWD?SKDVH?ODWHQF\?LV?NQRZQ?ZKHQ?WKH?GHYLFH?LV?GHVLJQHG???,I
WKH?WLPH?UHTXLUHG?WR?FRPSOHWH?WKH?LQLWLDO?GDWD?SKDVH?ZLOO?QRUPDOO\?H[FHHG?WKH?PD[LPXP
WDUJHW?LQLWLDO?ODWHQF\?VSHFLILFDWLRQ??WKH?GHYLFH?PXVW?WHUPLQDWH?WKH?WUDQVDFWLRQ?ZLWK?5HWU\
DV?VRRQ?DV?SRVVLEOH?DQG?H[HFXWH?WKH?WUDQVDFWLRQ?DV?D?’HOD\HG?7UDQVDFWLRQ?
,Q?WKH?XQXVXDO?FDVH?LQ?ZKLFK?WKH?LQLWLDO?GDWD?SKDVH?ODWHQF\?FDQQRW?EH?GHWHUPLQHG?LQ
DGYDQFH??WKH?WDUJHW?LV?DOORZHG?WR?LPSOHPHQW?D?FRXQWHU?WKDW?FDXVHV?WKH?WDUJHW?WR?DVVHUW
STOP#?DQG?WR?EHJLQ?H[HFXWLRQ?RI?WKH?WUDQVDFWLRQ?DV?D?’HOD\HG?7UDQVDFWLRQ?RQ?RU?EHIRUH
WKH?VL[WHHQWK?FORFN??LI?TRDY#?LV?QRW?DVVHUWHG?VRRQHU???$?WDUJHW?GHYLFH?WKDW?ZDLWV?IRU?DQ
LQLWLDO?GDWD?SKDVH?ODWHQF\?FRXQWHU?WR?H[SLUH?SULRU?WR?EHJLQQLQJ?D?’HOD\HG?7UDQVDFWLRQ
UHGXFHV?3&,?EDQGZLGWK?DYDLODEOH?WR?RWKHU?DJHQWV?DQG?OLPLWV?WUDQVDFWLRQ?HIILFLHQF\?
7KHUHIRUH??WKLV?EHKDYLRU?LV?VWURQJO\?GLVFRXUDJHG?
Implementation Note: Working with Older Targets that Violate the
Target Initial Latency Specification
$OO?QHZ?WDUJHW?GHYLFHV?PXVW?DGKHUH?WR?WKH????FORFN?LQLWLDO?ODWHQF\?UHTXLUHPHQW?H[FHSW?DV
QRWHG?DERYH???+RZHYHU??D?QHZ?PDVWHU?VKRXOG?QRW?GHSHQG?RQ?WDUJHWV?PHHWLQJ?WKH????FORFN
PD[LPXP?LQLWLDO?DFFHVV?ODWHQF\?IRU?IXQFWLRQDO?RSHUDWLRQ??LQ?WKH?QHDU?WHUP???EXW?PXVW
IXQFWLRQ?QRUPDOO\??DOEHLW?ZLWK?UHGXFHG?SHUIRUPDQFH??VLQFH?V\VWHPV?DQG?GHYLFHV?ZHUH
GHVLJQHG?DQG?EXLOW?DJDLQVW?DQ?HDUOLHU?YHUVLRQ?RI?WKLV?VSHFLILFDWLRQ?DQG?PD\?QRW?PHHW?WKH
QHZ?UHTXLUHPHQWV???1HZ?GHYLFHV?VKRXOG?ZRUN?ZLWK?H[LVWLQJ?GHYLFHV?
7KUHH?RSWLRQV?DUH?JLYHQ?WR?WDUJHWV?WR?PHHW?WKH?LQLWLDO?ODWHQF\?UHTXLUHPHQWV???0RVW?WDUJHWV
ZLOO?XVH?HLWKHU?2SWLRQ???RU?2SWLRQ?????7KRVH?GHYLFHV?XQDEOH?WR?XVH?2SWLRQ???RU?2SWLRQ??
DUH?UHTXLUHG?WR?XVH?2SWLRQ???
2SWLRQ???LV?IRU?D?GHYLFH?WKDW?DOZD\V?WUDQVIHUV?GDWD??DVVHUWV?TRDY#??ZLWKLQ????FORFNV
IURP?WKH?DVVHUWLRQ?RI?FRAME#?
1RWH???7KH?PDMRULW\?RI?,?2?FRQWUROOHUV?EXLOW?SULRU?WR?UHYLVLRQ?????RI?WKLV?VSHFLILFDWLRQ
ZLOO?PHHW?WKH?LQLWLDO?ODWHQF\?UHTXLUHPHQWV?XVLQJ?2SWLRQ?????,Q?WKLV?FDVH??WKH?WDUJHW
DOZD\V?DVVHUWV?TRDY#?WR?FRPSOHWH?WKH?LQLWLDO?GDWD?SKDVH?RI?WKH?WUDQVDFWLRQ?ZLWKLQ???
FORFNV?RI?WKH?DVVHUWLRQ?RI?FRAME#?
2SWLRQ???LV?IRU?GHYLFHV?WKDW?QRUPDOO\?WUDQVIHU?GDWD?ZLWKLQ????FORFNV??EXW?XQGHU?VRPH
VSHFLILF?FRQGLWLRQV?ZLOO?H[FHHG?WKH?LQLWLDO?ODWHQF\?UHTXLUHPHQW???8QGHU?WKHVH?FRQGLWLRQV?
WKH?GHYLFH?WHUPLQDWHV?WKH?DFFHVV?ZLWK?5HWU\?ZLWKLQ????FORFNV?IURP?WKH?DVVHUWLRQ?RI
FRAME#?
)RU?GHYLFHV?WKDW?FDQQRW?XVH?2SWLRQ????D?VPDOO?PRGLILFDWLRQ?PD\?EH?UHTXLUHG?WR?PHHW
WKH?LQLWLDO?ODWHQF\?UHTXLUHPHQWV?DV?GHVFULEHG?E\?2SWLRQ?????7KLV?RSWLRQ?LV?XVHG?E\?D
WDUJHW?WKDW?FDQ?QRUPDOO\?FRPSOHWH?WKH?LQLWLDO?GDWD?SKDVH?ZLWKLQ????FORFNV??VDPH?DV
2SWLRQ?????EXW?RFFDVLRQDOO\?ZLOO?WDNH?ORQJHU?DQG?XVHV?WKH?DVVHUWLRQ?RI?STOP#?WR
PHHW?WKH?LQLWLDO?ODWHQF\?UHTXLUHPHQW???,W?WKHQ?EHFRPHV?WKH?UHVSRQVLELOLW\?RI?WKH?PDVWHU
WR?DWWHPSW?WKH?WUDQVDFWLRQ?DJDLQ?DW?D?ODWHU?WLPH???$?WDUJHW?LV?SHUPLWWHG?WR?GR?WKLV?RQO\
ZKHQ?WKHUH?LV?D?KLJK?SUREDELOLW\?WKH?WDUJHW?ZLOO?EH?DEOH?WR?FRPSOHWH?WKH?WUDQVDFWLRQ
ZKHQ?WKH?PDVWHU?UHSHDWV?WKH?UHTXHVW??RWKHUZLVH??WKH?WDUJHW?PXVW?XVH?2SWLRQ???
Revision 2.2
77
Implementation Note: An Example of Option 2
&RQVLGHU?D?VLPSOH?JUDSKLF?GHYLFH?WKDW?QRUPDOO\?UHVSRQGV?WR?D?UHTXHVW?ZLWKLQ????FORFNV
EXW?XQGHU?VSHFLDO?FRQGLWLRQV??VXFK?DV?UHIUHVKLQJ?WKH?VFUHHQ??WKH?LQWHUQDO?EXV?LV?‡EXV\·?DQG
SUHYHQWV?GDWD?IURP?WUDQVIHUULQJ???,Q?WKLV?FDVH??WKH?WDUJHW?WHUPLQDWHV?WKH?DFFHVV?ZLWK?5HWU\
NQRZLQJ?WKH?PDVWHU?ZLOO?UHSHDW?WKH?WUDQVDFWLRQ?DQG?WKH?WDUJHW?ZLOO?PRVW?OLNHO\?EH?DEOH?WR
FRPSOHWH?WKH?WUDQVIHU?WKHQ?
7KH?GHYLFH?FRXOG?KDYH?DQ?LQWHUQDO?VLJQDO?WKDW?LQGLFDWHV?WR?WKH?EXV?LQWHUIDFH?XQLW?WKDW?WKH
LQWHUQDO?EXV?LV?EXV\?DQG?GDWD?FDQQRW?EH?WUDQVIHUUHG?DW?WKLV?WLPH???7KLV?DOORZV?WKH?GHYLFH?WR
FODLP?WKH?DFFHVV??DVVHUWV?DEVSEL#??DQG?LPPHGLDWHO\?WHUPLQDWH?WKH?DFFHVV?ZLWK?5HWU\?
%\?GRLQJ?WKLV?LQVWHDG?RI?WHUPLQDWLQJ?WKH?WUDQVDFWLRQ????FORFNV?DIWHU?WKH?DVVHUWLRQ?RI
FRAME#??RWKHU?DJHQWV?FDQ?XVH?WKH?EXV?
2SWLRQ???LV?IRU?D?GHYLFH?WKDW?IUHTXHQWO\?FDQQRW?WUDQVIHU?GDWD?ZLWKLQ????FORFNV???7KLV
RSWLRQ?UHTXLUHV?WKH?GHYLFH?WR?XVH?’HOD\HG?7UDQVDFWLRQV?ZKLFK?DUH?GLVFXVVHG?LQ?GHWDLO?LQ
6HFWLRQ?????????
7KRVH?GHYLFHV?WKDW?FDQQRW?PHHW?WKH?UHTXLUHPHQWV?RI?2SWLRQ???RU???DUH?UHTXLUHG?WR?XVH
2SWLRQ?????7KLV?RSWLRQ?LV?XVHG?E\?GHYLFHV?WKDW?XQGHU?QRUPDO?FRQGLWLRQV?FDQQRW
FRPSOHWH?WKH?WUDQVDFWLRQ?ZLWKLQ?WKH?LQLWLDO?ODWHQF\?UHTXLUHPHQWV???$Q?H[DPSOH?FRXOG
EH?DQ?,?2?FRQWUROOHU?WKDW?KDV?VHYHUDO?LQWHUQDO?IXQFWLRQV?FRQWHQGLQJ?ZLWK?WKH?3&,
LQWHUIDFH?WR?DFFHVV?DQ?LQWHUQDO?UHVRXUFH???$QRWKHU?H[DPSOH?FRXOG?EH?D?GHYLFH?WKDW?DFWV
OLNH?D?EULGJH?WR?DQRWKHU?GHYLFH?RU?EXV?ZKHUH?WKH?LQLWLDO?ODWHQF\?WR?FRPSOHWH?WKH?DFFHVV
PD\?EH?JUHDWHU?WKDQ????FORFNV???7KH?PRVW?FRPPRQ?W\SHV?RI?EULGJHV?DUH?KRVW?EXV
EULGJHV??VWDQGDUG?H[SDQVLRQ?EXV?EULGJHV??DQG?3&,?WR?3&,?EULGJHV?
Implementation Note: Using More Than One Option to Meet Initial
Latency
$?FRPELQDWLRQ?RI?WKH?GLIIHUHQW?RSWLRQV?PD\?EH?XVHG?EDVHG?RQ?WKH?DFFHVV?ODWHQF\?RI?D
SDUWLFXODU?GHYLFH???)RU?H[DPSOH??D?JUDSKLFV?FRQWUROOHU?PD\?PHHW?WKH?LQLWLDO?ODWHQF\
UHTXLUHPHQWV?XVLQJ?2SWLRQ???ZKHQ?DFFHVVLQJ?FRQILJXUDWLRQ?RU?LQWHUQDO??,?2?RU?PHPRU\
PDSSHG??UHJLVWHUV???+RZHYHU??LW?PD\?EH?UHTXLUHG?WR?XVH?2SWLRQ???RU?LQ?VRPH?FDVHV
2SWLRQ???ZKHQ?DFFHVVLQJ?WKH?IUDPH?EXIIHU?
3.5.1.2. Target Subsequent Latency
7DUJHW?VXEVHTXHQW?ODWHQF\?LV?WKH?QXPEHU?RI?FORFNV?IURP?WKH?DVVHUWLRQ?RI?IRDY#?DQG
TRDY#?IRU?RQH?GDWD?SKDVH?WR?WKH?DVVHUWLRQ?RI?TRDY#?RU?STOP#?IRU?WKH?QH[W?GDWD?SKDVH
LQ?D?EXUVW?WUDQVIHU???7KH?WDUJHW?LV?UHTXLUHG?WR?FRPSOHWH?D?VXEVHTXHQW?GDWD?SKDVH?ZLWKLQ
HLJKW?FORFNV?IURP?WKH?FRPSOHWLRQ?RI?WKH?SUHYLRXV?GDWD?SKDVH???7KLV?UHTXLUHV?WKH?WDUJHW?WR
FRPSOHWH?WKH?GDWD?SKDVH?HLWKHU?E\?WUDQVIHUULQJ?GDWD??TRDY#?DVVHUWHG???E\?GRLQJ?WDUJHW
’LVFRQQHFW?ZLWKRXW?GDWD??STOP#?DVVHUWHG??TRDY#?GHDVVHUWHG???RU?E\?GRLQJ?7DUJHW?
$ERUW??STOP#?DVVHUWHG??DEVSEL#?GHDVVHUWHG??ZLWKLQ?WKH?WDUJHW?VXEVHTXHQW?ODWHQF\
UHTXLUHPHQW?
,Q?PRVW?GHVLJQV??WKH?ODWHQF\?WR?FRPSOHWH?D?VXEVHTXHQW?GDWD?SKDVH?LV?NQRZQ?ZKHQ?WKH
GHYLFH?LV?EHLQJ?GHVLJQHG???,Q?WKLV?FDVH??WKH?WDUJHW?PXVW?PDQLSXODWH?TRDY#?DQG?STOP#
VR?DV?WR?HQG?WKH?WUDQVDFWLRQ??VXEVHTXHQW?GDWD?SKDVH??XSRQ?FRPSOHWLRQ?RI?GDWD?SKDVH??1?
?ZKHUH?1 ???????????????LI?LQFUHPHQWDO?ODWHQF\?WR?GDWD?SKDVH??1????LV?JUHDWHU?WKDQ?HLJKW
FORFNV???)RU?H[DPSOH??DVVXPH?D?3&,?PDVWHU?UHDG?IURP?DQ?H[SDQVLRQ?EXV?WDNHV?D?PLQLPXP
RI????FORFNV?WR?FRPSOHWH?HDFK?GDWD?SKDVH???$SSO\LQJ?WKH?UXOH?IRU?1? ????WKH?LQFUHPHQWDO
ODWHQF\?WR?GDWD?SKDVH???LV????FORFNV??WKXV??WKH?WDUJHW?PXVW?WHUPLQDWH?XSRQ?FRPSOHWLRQ?RI
Revision 2.2
78
GDWD?SKDVH????L?H???D?WDUJHW?WKLV?VORZ?PXVW?EUHDN?DWWHPSWHG?EXUVWV?RQ?GDWD?SKDVH
ERXQGDULHV??
)RU?GHVLJQV?ZKHUH?WKH?ODWHQF\?WR?FRPSOHWH?D?VXEVHTXHQW?GDWD?SKDVH?FDQQRW?EH?GHWHUPLQHG
LQ?DGYDQFH??WKH?WDUJHW?LV?DOORZHG?WR?LPSOHPHQW?D?FRXQWHU?WKDW?FDXVHV?WKH?WDUJHW?WR?DVVHUW
STOP#?EHIRUH?RU?GXULQJ?WKH?HLJKWK?FORFN?LI?TRDY#?LV?QRW?DVVHUWHG???,I?TRDY#?LV
DVVHUWHG?EHIRUH?WKH?FRXQW?H[SLUHV??WKH?FRXQWHU?LV?UHVHW?DQG?WKH?WDUJHW?FRQWLQXHV?WKH
WUDQVDFWLRQ?
3.5.2. Master Data Latency
0DVWHU?GDWD?ODWHQF\?LV?WKH?QXPEHU?RI?FORFNV?WKH?PDVWHU?WDNHV?WR?DVVHUW?IRDY#?LQGLFDWLQJ
LW?LV?UHDG\?WR?WUDQVIHU?GDWD???$OO?PDVWHUV?DUH?UHTXLUHG?WR?DVVHUW?IRDY#?ZLWKLQ?HLJKW?FORFNV
RI?WKH?DVVHUWLRQ?RI?FRAME#?RQ?WKH?LQLWLDO?GDWD?SKDVH?DQG?ZLWKLQ?HLJKW?FORFNV?RQ?DOO
VXEVHTXHQW?GDWD?SKDVHV???*HQHUDOO\?LQ?WKH?ILUVW?GDWD?SKDVH?RI?D?WUDQVDFWLRQ??WKHUH?LV?QR
UHDVRQ?IRU?D?PDVWHU?WR?GHOD\?WKH?DVVHUWLRQ?RI?IRDY#?PRUH?WKDQ?RQH?RU?WZR?FORFNV?IRU?D
ZULWH?WUDQVDFWLRQ???7KH?PDVWHU?VKRXOG?QHYHU?GHOD\?WKH?DVVHUWLRQ?RI?IRDY#?RQ?D?UHDG
WUDQVDFWLRQ???,I?WKH?PDVWHU?KDV?QR?EXIIHU?DYDLODEOH?WR?VWRUH?WKH?UHDG?GDWD??LW?VKRXOG?GHOD\
UHTXHVWLQJ?XVH?RI?WKH?EXV?XQWLO?D?EXIIHU?LV?DYDLODEOH???2Q?D?ZULWH?WUDQVDFWLRQ??WKH?PDVWHU
VKRXOG?KDYH?WKH?GDWD?DYDLODEOH?EHIRUH?UHTXHVWLQJ?WKH?EXV?WR?WUDQVIHU?WKH?GDWD???’DWD
WUDQVIHUV?RQ?3&,?VKRXOG?EH?GRQH?DV?UHJLVWHU?WR?UHJLVWHU?WUDQVIHUV?WR?PD[LPL]H
SHUIRUPDQFH?
3.5.3. Memory Write Maximum Completion Time Limit
$?WDUJHW?PD\??IURP?WLPH?WR?WLPH??WHUPLQDWH?D?PHPRU\?ZULWH?WUDQVDFWLRQ?ZLWK?5HWU\?ZKLOH
WHPSRUDU\?LQWHUQDO?FRQIOLFWV?DUH?EHLQJ?UHVROYHG??IRU?H[DPSOH??ZKHQ?DOO?WKH?PHPRU\?ZULWH
GDWD?EXIIHUV?DUH?IXOO?RU?GXULQJ?D?YLGHR?VFUHHQ?UHIUHVK???+RZHYHU??D?WDUJHW?LV?QRW?SHUPLWWHG
WR?WHUPLQDWH?PHPRU\?ZULWH?WUDQVDFWLRQV?ZLWK?5HWU\?LQGHILQLWHO\?
$IWHU?D?WDUJHW?WHUPLQDWHV?D?PHPRU\?ZULWH?WUDQVDFWLRQ?ZLWK?5HWU\??LW?LV?UHTXLUHG?WR?EH?UHDG\
WR?FRPSOHWH?DW?OHDVW?RQH?GDWD?SKDVH?RI?D?PHPRU\?ZULWH?ZLWKLQ?D?VSHFLILHG?QXPEHU?RI?3&,
FORFN?F\FOHV?IURP?WKH?ILUVW?5HWU\?WHUPLQDWLRQ???7KLV?VSHFLILHG?QXPEHU?RI?FORFN?F\FOHV?LV
????FORFNV?IRU?V\VWHPV?UXQQLQJ?DW????0+]?RU?VORZHU?DQG?????FORFNV?IRU?V\VWHPV?UXQQLQJ
DW????0+]???7KLV?WLPH?OLPLW??ZKLFK?WUDQVODWHV?WR????PLFURVHFRQGV?DW?PD[LPXP
IUHTXHQFLHV?????0+]?DQG????0+]???LV?FDOOHG?WKH?0D[LPXP?&RPSOHWLRQ?7LPH???,I?D?WDUJHW
LV?SUHVHQWHG?ZLWK?PXOWLSOH?PHPRU\?ZULWH?UHTXHVWV??WKH?0D[LPXP?&RPSOHWLRQ?7LPH?LV
PHDVXUHG?IURP?WKH?WLPH?WKH?ILUVW?PHPRU\?ZULWH?WUDQVDFWLRQ?LV?WHUPLQDWHG?ZLWK?5HWU\?XQWLO
WKH?WLPH?WKH?ILUVW?GDWD?SKDVH?RI?DQ\?PHPRU\?ZULWH?WR?WKH?WDUJHW?LV?FRPSOHWHG?ZLWK
VRPHWKLQJ?RWKHU?WKDQ?5HWU\???2QFH?D?QRQ?5HWU\?WHUPLQDWLRQ?KDV?RFFXUUHG??WKH?0D[LPXP
&RPSOHWLRQ?7LPH?OLPLW?VWDUWV?RYHU?DJDLQ?ZLWK?WKH?QH[W?5HWU\?WHUPLQDWLRQ?
7KH?DFWXDO?WLPH?WKDW?WKH?GDWD?SKDVH?FRPSOHWHV?ZLOO?DOVR?GHSHQG?XSRQ?ZKHQ?WKH?PDVWHU
UHSHDWV?WKH?WUDQVDFWLRQ???7DUJHWV?PXVW?EH?GHVLJQHG?WR?PHHW?WKH?0D[LPXP?&RPSOHWLRQ
7LPH?UHTXLUHPHQWV?DVVXPLQJ?WKH?PDVWHU?ZLOO?UHSHDW?WKH?PHPRU\?ZULWH?WUDQVDFWLRQ
SUHFLVHO\?DW?WKH?OLPLW?RI?WKH?0D[LPXP?&RPSOHWLRQ?7LPH?
Revision 2.2
79
Implementation Note: Meeting Maximum Completion Time Limit by
Restricting Use of the Device
6RPH?WDUJHW?KDUGZDUH?GHVLJQV?PD\?QRW?EH?DEOH?WR?SURFHVV?HYHU\?PHPRU\?ZULWH
WUDQVDFWLRQ?ZLWKLQ?WKH?0D[LPXP?&RPSOHWLRQ?7LPH???$Q?H[DPSOH?LV?ZULWLQJ?WR?D
FRPPDQG?TXHXH?ZKHUH?FRPPDQGV?FDQ?WDNH?ORQJHU?WKDQ?WKH?0D[LPXP?&RPSOHWLRQ?7LPH
WR?FRPSOHWH???6XEVHTXHQW?ZULWHV?WR?VXFK?D?WDUJHW?ZKHQ?LW?LV?FXUUHQWO\?SURFHVVLQJ?D
SUHYLRXV?ZULWH?FRXOG?H[SHULHQFH?FRPSOHWLRQ?WLPHV?WKDW?DUH?ORQJHU?WKDQ?WKH?0D[LPXP
&RPSOHWLRQ?7LPH???’HYLFHV?WKDW?WDNH?ORQJHU?WKDQ?WKH?0D[LPXP?&RPSOHWLRQ?7LPH?WR
SURFHVV?VRPH?PHPRU\?ZULWH?WUDQVDFWLRQ?PXVW?UHVWULFW?WKH?XVDJH?RI?WKH?GHYLFH?WR?SUHYHQW
ZULWH?WUDQVDFWLRQV?ZKHQ?WKH?GHYLFH?FDQQRW?FRPSOHWH?WKHP?ZLWKLQ?WKH?0D[LPXP
&RPSOHWLRQ?7LPH???7KLV?LV?W\SLFDOO\?GRQH?E\?WKH?GHYLFH?GULYHU?DQG?LV?DFFRPSOLVKHG?E\
OLPLWLQJ?WKH?UDWH?DW?ZKLFK?PHPRU\?ZULWHV?DUH?LVVXHG?WR?WKH?GHYLFH??RU?E\?UHDGLQJ?WKH
GHYLFH?WR?GHWHUPLQH?WKDW?D?EXIIHU?LV?DYDLODEOH?EHIRUH?WKH?ZULWH?WUDQVDFWLRQ?LV?LVVXHG?
%ULGJH?GHYLFHV??%DVH?&ODVV? ??[????DUH?H[HPSW?IURP?WKH?0D[LPXP?&RPSOHWLRQ?7LPH
UHTXLUHPHQW?IRU?DQ\?UHTXHVWV?WKDW?PRYH?GDWD?DFURVV?WKH?EULGJH???%ULGJH?GHYLFHV?PXVW
IROORZ?WKH?0D[LPXP?&RPSOHWLRQ?7LPH?UHTXLUHPHQW?IRU?WUDQVDFWLRQV?WKDW?DGGUHVV
ORFDWLRQV?ZLWKLQ??RU?DVVRFLDWHG?ZLWK??WKH?EULGJH?
7KH?0D[LPXP?&RPSOHWLRQ?7LPH?UHTXLUHPHQW?LV?QRW?LQ?HIIHFW?GXULQJ?GHYLFH?LQLWLDOL]DWLRQ
WLPH??ZKLFK?LV?GHILQHG?DV?WKH?? ?? ?3&,?FORFNV?LPPHGLDWHO\?IROORZLQJ?WKH?GHDVVHUWLRQ?RI
RST#?
(YHQ?WKRXJK?WDUJHWV?DUH?UHTXLUHG?WR?FRPSOHWH?PHPRU\?ZULWH?WUDQVDFWLRQV?ZLWKLQ?WKH
0D[LPXP?&RPSOHWLRQ?7LPH??PDVWHUV?FDQQRW?UHO\?RQ?PHPRU\?ZULWH?WUDQVDFWLRQV
FRPSOHWLQJ?ZLWKLQ?WKLV?WLPH???$?WUDQVDFWLRQ?PD\?IORZ?WKURXJK?D?3&,?WR?3&,?EULGJH?RU?EH
RQH?RI?PXOWLSOH?WUDQVDFWLRQV?WR?D?WDUJHW???,Q?ERWK?RI?WKHVH?FDVHV??WKH?DFWXDO?FRPSOHWLRQ
WLPH?PD\?H[FHHG?WKH?QRUPDO?OLPLW?
3.5.4. Arbitration Latency
$UELWUDWLRQ?ODWHQF\?LV?WKH?QXPEHU?RI?FORFNV?IURP?ZKHQ?D?PDVWHU?DVVHUWV?LWV?REQ#?XQWLO
WKH?EXV?UHDFKHV?DQ?,GOH?VWDWH?DQG?WKH?PDVWHU¶V?GNT#?LV?DVVHUWHG???,Q?D?OLJKWO\?ORDGHG
V\VWHP??DUELWUDWLRQ?ODWHQF\?ZLOO?JHQHUDOO\?MXVW?EH?WKH?WLPH?IRU?WKH?EXV?DUELWHU?WR?DVVHUW?WKH
PDVWHU¶V?GNT#???,I?D?WUDQVDFWLRQ?LV?LQ?SURJUHVV?ZKHQ?WKH?PDVWHU¶V?GNT#?LV?DVVHUWHG??WKH
PDVWHU?PXVW?ZDLW?WKH?DGGLWLRQDO?WLPH?IRU?WKH?FXUUHQW?WUDQVDFWLRQ?WR?FRPSOHWH?
7KH?WRWDO?DUELWUDWLRQ?ODWHQF\?IRU?D?PDVWHU?LV?D?IXQFWLRQ?RI?KRZ?PDQ\?RWKHU?PDVWHUV?DUH
JUDQWHG?WKH?EXV?EHIRUH?LW??DQG?KRZ?ORQJ?HDFK?RQH?NHHSV?WKH?EXV???7KH?QXPEHU?RI?RWKHU
PDVWHUV?JUDQWHG?WKH?EXV?LV?GHWHUPLQHG?E\?WKH?EXV?DUELWHU?DV?GLVFXVVHG?LQ?6HFWLRQ?????
(DFK?PDVWHU¶V?WHQXUH?RQ?WKH?EXV?LV?OLPLWHG?E\?LWV?PDVWHU?/DWHQF\?7LPHU?ZKHQ?LWV?GNT#
KDV?EHHQ?GHDVVHUWHG?
Revision 2.2
80
7KH?PDVWHU?/DWHQF\?7LPHU?LV?D?SURJUDPPDEOH?WLPHU?LQ?HDFK?PDVWHU¶V?&RQILJXUDWLRQ
6SDFH??UHIHU?WR?6HFWLRQ???????????,W?LV?UHTXLUHG?IRU?HDFK?PDVWHU?ZKLFK?LV?FDSDEOH?RI?EXUVWLQJ
PRUH?WKDQ?WZR?GDWD?SKDVHV???(DFK?PDVWHU?V?/DWHQF\?7LPHU?LV?FOHDUHG?DQG?VXVSHQGHG
ZKHQHYHU?LW?LV?QRW?DVVHUWLQJ?FRAME#???:KHQ?D?PDVWHU?DVVHUWV?FRAME#??LW?HQDEOHV?LWV
/DWHQF\?7LPHU?WR?FRXQW???7KH?PDVWHU¶V?EHKDYLRU?XSRQ?H[SLUDWLRQ?RI?WKH?/DWHQF\?7LPHU
GHSHQGV?RQ?ZKDW?FRPPDQG?LV?EHLQJ?XVHG?DQG?WKH?VWDWH?RI?FRAME#?DQG?GNT#?ZKHQ?WKH
/DWHQF\?7LPHU?H[SLUHV?
• ,I?WKH?PDVWHU?GHDVVHUWV?FRAME#?SULRU?WR?RU?RQ?WKH?VDPH?FORFN?WKDW?WKH?FRXQWHU
H[SLUHV??WKH?/DWHQF\?7LPHU?LV?PHDQLQJOHVV???7KH?F\FOH?WHUPLQDWHV?DV?LW?QRUPDOO\
ZRXOG?ZKHQ?WKH?FXUUHQW?GDWD?SKDVH?FRPSOHWHV?
• ,I?FRAME#?LV?DVVHUWHG?ZKHQ?WKH?/DWHQF\?7LPHU?H[SLUHV??DQG?WKH?FRPPDQG?LV?QRW
0HPRU\?:ULWH?DQG?,QYDOLGDWH??WKH?PDVWHU?PXVW?LQLWLDWH?WUDQVDFWLRQ?WHUPLQDWLRQ?ZKHQ
GNT#?LV?GHDVVHUWHG??IROORZLQJ?WKH?UXOHV?GHVFULEHG?LQ?6HFWLRQ???????????,Q?WKLV?FDVH?
WKH?PDVWHU?KDV?FRPPLWWHG?WR?WKH?WDUJHW?WKDW?LW?ZLOO?FRPSOHWH?WKH?FXUUHQW?GDWD?SKDVH
DQG?RQH?PRUH??WKH?ILQDO?GDWD?SKDVH?LV?LQGLFDWHG?ZKHQ?FRAME#?LV?GHDVVHUWHG??
• ,I?FRAME#?LV?DVVHUWHG?ZKHQ?WKH?/DWHQF\?7LPHU?H[SLUHV??WKH?FRPPDQG?LV?0HPRU\
:ULWH?DQG?,QYDOLGDWH??DQG?WKH?FXUUHQW?GDWD?SKDVH?LV?QRW?WUDQVIHUULQJ?WKH?ODVW?’:25’
RI?WKH?FXUUHQW?FDFKHOLQH?ZKHQ?GNT#?LV?GHDVVHUWHG??WKH?PDVWHU?PXVW?WHUPLQDWH?WKH
WUDQVDFWLRQ?DW?WKH?HQG?RI?WKH?FXUUHQW?FDFKHOLQH??RU?ZKHQ?STOP#?LV?DVVHUWHG??
• ,I?FRAME#?LV?DVVHUWHG?ZKHQ?WKH?/DWHQF\?7LPHU?H[SLUHV??WKH?FRPPDQG?LV?0HPRU\
:ULWH?DQG?,QYDOLGDWH??DQG?WKH?FXUUHQW?GDWD?SKDVH?LV?WUDQVIHUULQJ?WKH?ODVW?’:25’?RI
WKH?FXUUHQW?FDFKHOLQH?ZKHQ?GNT#?LV?GHDVVHUWHG??WKH?PDVWHU?PXVW?WHUPLQDWH?WKH
WUDQVDFWLRQ?DW?WKH?HQG?RI?WKH?QH[W?FDFKHOLQH????7KLV?LV?UHTXLUHG?VLQFH?WKH?PDVWHU
FRPPLWWHG?WR?WKH?WDUJHW?DW?OHDVW?RQH?PRUH?GDWD?SKDVH??ZKLFK?ZRXOG?EH?WKH?EHJLQQLQJ
RI?WKH?QH[W?FDFKHOLQH?ZKLFK?LW?PXVW?FRPSOHWH??XQOHVV?STOP#?LV?DVVHUWHG??
,Q?HVVHQFH??WKH?YDOXH?SURJUDPPHG?LQWR?WKH?/DWHQF\?7LPHU?UHSUHVHQWV?D?PLQLPXP
JXDUDQWHHG?QXPEHU?RI?FORFNV?DOORWWHG?WR?WKH?PDVWHU??DIWHU?ZKLFK?LW?PXVW?VXUUHQGHU?WHQXUH
DV?VRRQ?DV?SRVVLEOH?DIWHU?LWV?GNT#?LV?GHDVVHUWHG???7KH?DFWXDO?GXUDWLRQ?RI?D?WUDQVDFWLRQ
?DVVXPLQJ?LWV?GNT#?LV?GHDVVHUWHG??FDQ?EH?IURP?D?PLQLPXP?RI?WKH?/DWHQF\?7LPHU?YDOXH
SOXV?RQH?FORFN?WR?D?PD[LPXP?RI?WKH?/DWHQF\?7LPHU?YDOXH?SOXV?WKH?QXPEHU?RI?FORFNV
UHTXLUHG?WR?FRPSOHWH?DQ?HQWLUH?FDFKHOLQH?WUDQVIHU??XQOHVV?WKH?WDUJHW?DVVHUWV?STOP#??
3.5.4.1. Bandwidth and Latency Considerations
In PCI systems, there is a tradeoff between the desire to achieve low latency and the
desire to achieve high bandwidth (throughput). High throughput is achieved by allowing
devices to use long burst transfers. Low latency is achieved by reducing the maximum
burst transfer length. The following discussion is provided (for a 32-bit bus) to illustrate
this tradeoff.
A given PCI bus master introduces latency on PCI each time it uses the PCI bus to do a
transaction. This latency is a function of the behavior of both the master and the target
device during the transaction as well as the state of the master’s GNT# signal. The bus
command used, transaction burst length, master data latency for each data phase, and the
Latency Timer are the primary parameters which control the master’s behavior. The bus
command used, target latency, and target subsequent latency are the primary parameters
which control the target’s behavior.
Revision 2.2
81
A master is required to assert its IRDY# within eight clocks for any given data phase
(initial and subsequent). For the first data phase, a target is required to assert its TRDY#
or STOP# within 16 clocks from the assertion of FRAME# (unless the access hits a
modified cacheline in which case 32 clocks are allowed for host bus bridges). For all
subsequent data phases in a burst transfer, the target must assert its TRDY# or STOP#
within eight clocks. If the effects of the Latency Timer are ignored, it is a
straightforward exercise to develop equations for the worst case latencies that a PCI bus
master can introduce from these specification requirements.
latency_max (clocks) = 32 + 8 * (n-1) if a modified cacheline is hit
(for a host bus bridge only)
or = 16 + 8 * (n-1) if not a modified cacheline
where n is the total number of data transfers in the transaction
However, it is more useful to consider transactions that exhibit typical behavior. PCI is
designed so that data transfers between a bus master and a target occur as register to
register transfers. Therefore, bus masters typically do not insert wait states since they
only request transactions when they are prepared to transfer data. Targets typically have
an initial access latency less than the 16 (32 for modified cacheline hit for host bus
bridge) clock maximum allowed. Once targets begin transferring data (complete their
first data phase), they are typically able to sustain burst transfers at full rate (one clock
per data phase) until the transaction is either completed by the master or the target’s
buffers are filled or are temporarily empty. The target can use the target Disconnect
protocol to terminate the burst transaction early when its buffers fill or temporarily
empty during the transaction. Using these more realistic considerations, the worst case
latency equations can be modified to give a typical latency (assuming that the target’s
initial data phase latency is eight clocks) again ignoring the effects of the Latency Timer.
ODWHQF\BW\SLFDO??FORFNV? ??????Q???
,I?D?PDVWHU?ZHUH?DOORZHG?WR?EXUVW?LQGHILQLWHO\?ZLWK?D?WDUJHW?ZKLFK?FRXOG?DEVRUE?RU?VRXUFH
WKH?GDWD?LQGHILQLWHO\??WKHQ?WKHUH?ZRXOG?EH?QR?XSSHU?ERXQG?RQ?WKH?ODWHQF\?ZKLFK?D?PDVWHU
FRXOG?LQWURGXFH?LQWR?D?3&,?V\VWHP???+RZHYHU??WKH?PDVWHU?/DWHQF\?7LPHU?SURYLGHV?D
PHFKDQLVP?WR?FRQVWUDLQ?D?PDVWHU?V?WHQXUH?RQ?WKH?EXV??ZKHQ?RWKHU?EXV?PDVWHUV?QHHG?WR?XVH
WKH?EXV??
,Q?HIIHFW??WKH?/DWHQF\?7LPHU?FRQWUROV?WKH?WUDGHRII?EHWZHHQ?KLJK?WKURXJKSXW??KLJKHU
/DWHQF\?7LPHU?YDOXHV??DQG?ORZ?ODWHQF\??ORZHU?/DWHQF\?7LPHU?YDOXHV????7DEOH?????VKRZV
WKH?ODWHQF\?IRU?GLIIHUHQW?EXUVW?OHQJWK?WUDQVIHUV?XVLQJ?WKH?IROORZLQJ?DVVXPSWLRQV?
• 7KH?LQLWLDO?ODWHQF\?LQWURGXFHG?E\?WKH?PDVWHU?RU?WDUJHW?LV?HLJKW?FORFNV?
• 7KHUH?LV?QR?ODWHQF\?RQ?VXEVHTXHQW?GDWD?SKDVHV??IRDY#?DQG?TRDY#?DUH?DOZD\V
DVVHUWHG??
• 7KH?QXPEHU?RI?GDWD?SKDVHV?DUH?SRZHUV?RI?WZR?EHFDXVH?WKHVH?DUH?HDV\?WR?FRUUHODWH?WR
FDFKHOLQH?VL]HV?
• 7KH?/DWHQF\?7LPHU?YDOXHV?ZHUH?FKRVHQ?WR?H[SLUH?GXULQJ?WKH?QH[W?WR?ODVW?GDWD?SKDVH?
ZKLFK?DOORZV?WKH?PDVWHU?WR?FRPSOHWH?WKH?FRUUHFW?QXPEHU?RI?GDWD?SKDVHV?
)RU?H[DPSOH??ZLWK?D?/DWHQF\?7LPHU?RI????DQG?D?WDUJHW?LQLWLDO?ODWHQF\?RI????WKH?/DWHQF\
7LPHU?H[SLUHV?GXULQJ?WKH?VHYHQWK?GDWD?SKDVH???7KH?WUDQVDFWLRQ?FRPSOHWHV?ZLWK?WKH?HLJKWK
GDWD?SKDVH?
Revision 2.2
82
7DEOH???????/DWHQF\?IRU?’LIIHUHQW?%XUVW?/HQJWK?7UDQVIHUV
Data
Phases
Bytes
Transferred
Total
Clocks
Latency Timer
(clocks)
Bandwidth
(MB/s)
Latency
(ms)
8 32 16 14 60 .48
16 64 24 22 80 .72
32 128 40 38 96 1.20
64 256 72 70 107 2.16
Data Phases Number of data phases completed during transaction
Bytes Transferred Total number of bytes transferred during transaction (assuming
32-bit transfers)
Total Clocks Total number of clocks used to complete the transfer
total_clocks = 8 + (n-1) + 1 (Idle time on bus)
Latency Timer Latency Timer value in clocks such that the Latency Timer
expires in next to last data phase
latency_timer = total_clocks - 2
Bandwidth Calculated bandwidth in MB/s
bandwidth = bytes_transferred / (total clocks * 30 ns)
Latency Latency in microseconds introduced by transaction
latency = total clocks * 30 ns
Table 3-4 clearly shows that as the burst length increases, the amount of data transferred
increases. Note: The amount of data doubles between each row in the table, while the
latency increases by less than double. The amount of data transferred between the first
row and the last row increases by a factor of 8, while the latency increases by a factor of
4.5. The longer the transaction (more data phases), the more efficiently the bus is being
used. However, this increase in efficiency comes at the expense of larger buffers.
3.5.4.2. Determining Arbitration Latency
$UELWUDWLRQ?ODWHQF\?LV?WKH?QXPEHU?RI?FORFNV?D?PDVWHU?PXVW?ZDLW?DIWHU?DVVHUWLQJ?LWV?REQ#
EHIRUH?LW?FDQ?EHJLQ?D?WUDQVDFWLRQ???7KLV?QXPEHU?LV?D?IXQFWLRQ?RI?WKH?DUELWUDWLRQ?DOJRULWKP
RI?WKH?V\VWHP??L?H???WKH?VHTXHQFH?LQ?ZKLFK?PDVWHUV?DUH?JLYHQ?DFFHVV?WR?WKH?EXV?DQG?WKH
YDOXH?RI?WKH?/DWHQF\?7LPHU?RI?HDFK?PDVWHU???6LQFH?WKHVH?IDFWRUV?ZLOO?YDU\?IURP?V\VWHP?WR
V\VWHP??WKH?EHVW?DQ?LQGLYLGXDO?PDVWHU?FDQ?GR?LV?WR?SLFN?D?FRQILJXUDWLRQ?WKDW?LV?FRQVLGHUHG
WKH?W\SLFDO?FDVH?DQG?DSSO\?WKH?ODWHQF\?GLVFXVVLRQ?WR?LW?WR?GHWHUPLQH?WKH?ODWHQF\?D?GHYLFH
ZLOO?H[SHULHQFH?
Revision 2.2
83
$UELWUDWLRQ?ODWHQF\?LV?DOVR?DIIHFWHG?E\?WKH?ORDGLQJ?RI?WKH?V\VWHP?DQG?KRZ?HIILFLHQW?WKH?EXV
LV?EHLQJ?XVHG???7KH?IROORZLQJ?WZR?H[DPSOHV?LOOXVWUDWH?D?OLJKWO\?DQG?KHDYLO\?ORDGHG?V\VWHP
ZKHUH?WKH?EXV??3&,??LV????ELW???7KH?OLJKWO\?ORDGHG?H[DPSOH?LV?WKH?PRUH?W\SLFDO?FDVH?RI
V\VWHPV?WRGD\??ZKLOH?WKH?VHFRQG?LV?PRUH?RI?D?WKHRUHWLFDO?PD[LPXP?
/LJKWO\?/RDGHG?6\VWHP
)RU?WKLV?H[DPSOH??DVVXPH?WKDW?QR?RWKHU?REQ#V?DUH?DVVHUWHG?DQG?WKH?EXV?LV?HLWKHU?LQ
WKH?,GOH?VWDWH?RU?WKDW?D?PDVWHU?LV?FXUUHQWO\?XVLQJ?WKH?EXV???6LQFH?QR?RWKHU?REQ#V?DUH
DVVHUWHG??DV?VRRQ?DV?$JHQW?$¶V?REQ#?LV?DVVHUWHG??WKH?DUELWHU?ZLOO?DVVHUW?LWV?GNT#?RQ
WKH?QH[W?HYDOXDWLRQ?RI?WKH?REQ#?OLQHV???,Q?WKLV?FDVH??$JHQW?$¶V?GNT# ZLOO?EH
DVVHUWHG?ZLWKLQ?D?IHZ?FORFNV???$JHQW?$?JDLQV?DFFHVV?WR?WKH?EXV?ZKHQ?WKH?EXV?LV?LQ?WKH
,GOH?VWDWH??DVVXPLQJ?LWV?GNT#?LV?VWLOO?DFWLYH??
+HDYLO\?/RDGHG?6\VWHP
7KLV?H[DPSOH?ZLOO?XVH?WKH?DUELWHU?GHVFULEHG?LQ?WKH?LPSOHPHQWDWLRQ?QRWH?LQ
6HFWLRQ???????$VVXPH?WKDW?DOO?DJHQWV?KDYH?WKHLU?REQ#?OLQHV?DVVHUWHG?DQG?DOO?ZDQW?WR
WUDQVIHU?PRUH?GDWD?WKDQ?WKHLU?/DWHQF\?7LPHUV?DOORZ???7R?VWDUW?WKH?VHTXHQFH??DVVXPH
WKDW?WKH?QH[W?EXV?PDVWHU?LV?$JHQW?$?RQ?OHYHO???DQG?$JHQW?;?RQ?OHYHO?????,Q?WKLV
H[DPSOH??$JHQW?$?KDV?D?YHU\?VPDOO?QXPEHU?RI?FORFNV?EHIRUH?LW?JDLQV?DFFHVV?WR?WKH
EXV??ZKLOH?$JHQW?=?KDV?WKH?ODUJHVW?QXPEHU???,Q?WKLV?H[DPSOH??$JHQWV?$?DQG?%?HDFK
JHW?D?WXUQ?EHIRUH?DQ?$JHQW?DW?/HYHO?????7KHUHIRUH??$JHQWV?$?DQG?%?HDFK?JHW?WKUHH
WXUQV?RQ?WKH?EXV??DQG?$JHQWV?;?DQG?<?HDFK?JHW?RQH?WXUQ?EHIRUH?$JHQW?=?JHWV?D?WXUQ?
$UELWUDWLRQ?ODWHQF\??LQ?WKLV?H[DPSOH??FDQ?EH?DV?VKRUW?DV?D?IHZ?FORFNV?IRU?$JHQW?$?RU
?DVVXPLQJ?D?/DWHQF\?7LPHU?RI????FORFNV??DV?ORQJ?DV?????FORFNV????PDVWHUV?????
FORFNV?PDVWHU??IRU?$JHQW?=???-XVW?WR?NHHS?WKLV?LQ?SHUVSHFWLYH??WKH?KHDYLO\?ORDGHG
V\VWHP?LV?FRQVWDQWO\?PRYLQJ?DERXW????0%?V?RI?GDWD??DVVXPLQJ?WDUJHW?LQLWLDO?ODWHQF\
RI?HLJKW?FORFNV?DQG?WDUJHW?VXEVHTXHQW?ODWHQF\?RI?RQH?FORFN??
$V?VHHQ?LQ?WKH?H[DPSOH??D?PDVWHU?H[SHULHQFHV?LWV?PD[LPXP?DUELWUDWLRQ?ODWHQF\?ZKHQ?DOO
WKH?RWKHU?PDVWHUV?XVH?WKH?EXV?XS?WR?WKH?OLPLWV?RI?WKHLU?/DWHQF\?7LPHUV???7KH?SUREDELOLW\?RI
WKLV?KDSSHQLQJ?LQFUHDVHV?DV?WKH?ORDGLQJ?RI?WKH?EXV?LQFUHDVHV???,Q?D?OLJKWO\?ORDGHG?V\VWHP?
IHZHU?PDVWHUV?ZLOO?QHHG?WR?XVH?WKH?EXV?RU?ZLOO?XVH?LW?OHVV?WKDQ?WKHLU?/DWHQF\?7LPHU?ZRXOG
DOORZ??WKXV?DOORZLQJ?TXLFNHU?DFFHVV?E\?WKH?RWKHU?PDVWHUV?
+RZ?HIILFLHQWO\?HDFK?DJHQW?XVHV?WKH?EXV?ZLOO?DOVR?DIIHFW?DYHUDJH?DUELWUDWLRQ?ODWHQFLHV?
7KH?PRUH?ZDLW?VWDWHV?D?PDVWHU?RU?WDUJHW?LQVHUWV?RQ?HDFK?WUDQVDFWLRQ??WKH?ORQJHU?HDFK
WUDQVDFWLRQ?ZLOO?WDNH??WKXV?LQFUHDVLQJ?WKH?SUREDELOLW\?WKDW?HDFK?PDVWHU?ZLOO?XVH?WKH?EXV?XS
WR?WKH?OLPLW?RI?LWV?/DWHQF\?7LPHU?
Revision 2.2
84
7KH?IROORZLQJ?H[DPSOHV?LOOXVWUDWH?WKH?LPSDFW?RQ?DUELWUDWLRQ?ODWHQF\?DV?WKH?HIILFLHQF\?RI
WKH?EXV?JRHV?GRZQ?GXH?WR?ZDLW?VWDWHV?EHLQJ?LQVHUWHG???,Q?ERWK?H[DPSOHV??WKH?V\VWHP?KDV?D
VLQJOH?DUELWUDWLRQ?OHYHO??WKH?/DWHQF\?7LPHU?LV?VHW?WR????DQG?WKHUH?DUH?ILYH?PDVWHUV?WKDW
KDYH?GDWD?WR?PRYH???$?/DWHQF\?7LPHU?RI????DOORZV?HDFK?PDVWHU?WR?PRYH?D????E\WH
FDFKHOLQH?LI?LQLWLDO?ODWHQF\?LV?RQO\?HLJKW?FORFNV?DQG?VXEVHTXHQW?ODWHQF\?LV?RQH?FORFN???7KH
KLJK?EXV?HIILFLHQF\?H[DPSOH?LOOXVWUDWHV?WKDW?WKH?LPSDFW?RQ?DUELWUDWLRQ?ODWHQF\?LV?VPDOO
ZKHQ?WKH?EXV?LV?EHLQJ?XVHG?HIILFLHQWO\?
6\VWHP?ZLWK?+LJK?%XV?(IILFLHQF\
,Q?WKLV?H[DPSOH??HDFK?PDVWHU?LV?DEOH?WR?PRYH?DQ?HQWLUH????E\WH?FDFKHOLQH?EHIRUH?LWV
UHVSHFWLYH??/DWHQF\?7LPHU?H[SLUHV???7KLV?H[DPSOH?DVVXPHV?WKDW?HDFK?PDVWHU?LV?UHDG\
WR?WUDQVIHU?DQRWKHU?FDFKHOLQH?MXVW?DIWHU?LW?FRPSOHWHV?LWV?FXUUHQW?WUDQVDFWLRQ???,Q?WKLV
H[DPSOH??WKH?/DWHQF\?7LPHU?KDV?QR?DIIHFW???,W?WDNHV?WKH?PDVWHU
>???LGOH?FORFN???????LQLWLDO?TRDY#?FORFNV???????VXEVHTXHQW?TRDY#?FORFNV?@
??????QV?FORFN? ?????QV
WR?FRPSOHWH?HDFK?FDFKHOLQH?WUDQVIHU?
,I?DOO?ILYH?PDVWHUV?XVH?WKH?VDPH?QXPEHU?RI?FORFNV??WKHQ?HDFK?PDVWHU?ZLOO?KDYH?WR?ZDLW
IRU?WKH?RWKHU?IRXU??RU
????QV?PDVWHU?????RWKHU?PDVWHUV? ?????µV
EHWZHHQ?DFFHVVHV???(DFK?PDVWHU?PRYHV?GDWD?DW?DERXW????0%?V?
7KH?/RZ?%XV?(IILFLHQF\?H[DPSOH?LOOXVWUDWHV?WKH?LPSDFW?RQ?DUELWUDWLRQ?ODWHQF\?DV?D?UHVXOW
RI?WKH?EXV?EHLQJ?XVHG?LQHIILFLHQWO\???7KH?ILUVW?HIIHFW?LV?WKDW?WKH?/DWHQF\?7LPHU?H[SLUHV?
7KH?VHFRQG?HIIHFW?LV?WKDW?LV?WDNHV?WZR?WUDQVDFWLRQV?WR?FRPSOHWH?D?VLQJOH?FDFKHOLQH?WUDQVIHU
ZKLFK?FDXVHV?WKH?ORDGLQJ?WR?LQFUHDVH?
6\VWHP?ZLWK?/RZ?%XV?(IILFLHQF\
7KLV?H[DPSOH?NHHSV?WKH?WDUJHW?LQLWLDO?ODWHQF\?WKH?VDPH?EXW?LQFUHDVHV?WKH?VXEVHTXHQW
ODWHQF\??PDVWHU?RU?WDUJHW?LQGXFHG??IURP???WR?????,Q?WKLV?H[DPSOH??WKH?/DWHQF\?7LPHU
ZLOO?H[SLUH?EHIRUH?WKH?PDVWHU?KDV?WUDQVIHUUHG?WKH?IXOO????E\WH?FDFKHOLQH???:KHQ?WKH
/DWHQF\?7LPHU?H[SLUHV??GNT#?LV?GHDVVHUWHG??DQG?FRAME#?LV?DVVHUWHG??WKH?PDVWHU
PXVW?VWRS?WKH?WUDQVDFWLRQ?SUHPDWXUHO\?DQG?FRPSOHWHV?WKH?ILQDO?WZR?GDWD?SKDVHV?LW?KDV
FRPPLWWHG?WR?FRPSOHWH??XQOHVV?D?0:,?FRPPDQG?LQ?ZKLFK?FDVH?LW?FRPSOHWHV?WKH
FXUUHQW?FDFKHOLQH????(DFK?PDVWHU¶V?WHQXUH?RQ?WKH?EXV?ZRXOG?EH
>???LGOH?FORFN????????/DWHQF\?7LPHU?FORFNV??
???????VXEVHTXHQW?TRDY#?FORFNV?@
??????QV?FORFN? ?????QV
DQG?HDFK?PDVWHU?KDV?WR?ZDLW
????QV?PDVWHU?????RWKHU?PDVWHUV? ?????µV
EHWZHHQ?DFFHVVHV???+RZHYHU??WKH?PDVWHU?RQO\?WRRN?VOLJKWO\?PRUH?WLPH?WKDQ?WKH?+LJK
%XV?(IILFLHQF\?H[DPSOH??EXW?RQO\?FRPSOHWHG?QLQH?GDWD?SKDVHV?????E\WHV??MXVW?RYHU
KDOI?D?FDFKHOLQH??LQVWHDG?RI????GDWD?SKDVHV???(DFK?PDVWHU?PRYHV?GDWD?DW?RQO\?DERXW
???0%?V?
7KH?DUELWUDWLRQ?ODWHQF\?LQ?WKH?/RZ?%XV?(IILFLHQF\?H[DPSOH?LV???µV?LQVWHDG?RI?????µV?DV?LQ
WKH?+LJK?%XV?(IILFLHQF\?H[DPSOH??EXW?LW?WRRN?WKH?PDVWHU?WZR?WUDQVDFWLRQV?WR?FRPSOHWH?WKH
WUDQVIHU?RI?D?VLQJOH?FDFKHOLQH???7KLV?GRXEOHG?WKH?ORDGLQJ?RI?WKH?V\VWHP?ZLWKRXW?LQFUHDVLQJ
Revision 2.2
85
WKH?GDWD?WKURXJKSXW???7KLV?UHVXOWHG?IURP?VLPSO\?DGGLQJ?D?VLQJOH?ZDLW?VWDWH?WR?HDFK?GDWD
SKDVH?
$OVR??QRWH?WKDW?WKH?DERYH?GHVFULSWLRQ?DVVXPHV?WKDW?DOO?ILYH?PDVWHUV?DUH?LQ?WKH?VDPH
DUELWUDWLRQ?OHYHO???:KHQ?D?PDVWHU?LV?LQ?D?ORZHU?DUELWUDWLRQ?OHYHO?RU?UHVLGHV?EHKLQG?D?3&,?
WR?3&,?EULGJH??LW?ZLOO?H[SHULHQFH?ORQJHU?ODWHQFLHV?EHWZHHQ?DFFHVVHV?ZKHQ?WKH?SULPDU\?3&,
EXV?LV?LQ?XVH?
7KH?PD[LPXP?OLPLWV?RI?D?WDUJHW?DQG?PDVWHU?GDWD?ODWHQF\?LQ?WKLV?VSHFLILFDWLRQ?DUH?SURYLGHG
IRU?LQVWDQWDQHRXV?FRQGLWLRQV?ZKLOH?WKH?UHFRPPHQGDWLRQV?DUH?XVHG?IRU?QRUPDO?EHKDYLRU?
$Q?H[DPSOH?RI?DQ?LQVWDQWDQHRXV?FRQGLWLRQ?LV?ZKHQ?WKH?GHYLFH?LV?XQDEOH?WR?FRQWLQXH
FRPSOHWLQJ?D?GDWD?SKDVH?RQ?HDFK?FORFN???5DWKHU?WKDQ?VWRSSLQJ?WKH?WUDQVIHU??LQWURGXFLQJ
WKH?RYHUKHDG?RI?UH?DUELWUDWLRQ?DQG?WDUJHW?LQLWLDO?ODWHQF\???WKH?WDUJHW?ZRXOG?LQVHUW?D?FRXSOH
RI?ZDLW?VWDWHV?DQG?FRQWLQXH?WKH?EXUVW?E\?FRPSOHWLQJ?D?GDWD?SKDVH?RQ?HDFK?FORFN???7KH
PD[LPXP?OLPLWV?DUH?QRW?LQWHQGHG?WR?EH?XVHG?RQ?HYHU\?GDWD?SKDVH??EXW?UDWKHU?RQ?WKRVH?UDUH
RFFDVLRQV?ZKHQ?GDWD?LV?WHPSRUDULO\?XQDEOH?WR?WUDQVIHU?
7KH?IROORZLQJ?GLVFXVVLRQ?DVVXPHV?WKDW?GHYLFHV?DUH?FRPSOLDQW?ZLWK?WKH?VSHFLILFDWLRQ?DQG
KDYH?EHHQ?GHVLJQHG?WR?PLQLPL]H?WKHLU?LPSDFW?RQ?WKH?EXV???)RU?H[DPSOH??D?PDVWHU?LV
UHTXLUHG?WR?DVVHUW?IRDY#?ZLWKLQ?HLJKW?FORFNV?IRU?DOO?GDWD?SKDVHV??KRZHYHU??LW?LV
UHFRPPHQGHG?WKDW?LW?DVVHUW?IRDY#?ZLWKLQ?RQH?RU?WZR?FORFNV?
([DPSOH?RI?D?6\VWHP
7KH?IROORZLQJ?V\VWHP?FRQILJXUDWLRQ?DQG?WKH?EDQGZLGWK?HDFK?GHYLFH?UHTXLUHV?DUH
JHQHURXV?DQG?H[FHHG?WKH?QHHGV?RI?FXUUHQW?LPSOHPHQWDWLRQV???7KH?V\VWHP?WKDW?ZLOO?EH
XVHG?IRU?D?GLVFXVVLRQ?DERXW?ODWHQF\?LV?D?ZRUNVWDWLRQ?FRPSULVHG?RI?
+RVW?EXV?EULGJH??ZLWK?LQWHJUDWHG?PHPRU\?FRQWUROOHU?
*UDSKLFV?GHYLFH??9*$?DQG?HQKDQFHG?JUDSKLFV?
)UDPH?JUDEEHU??IRU?YLGHR?FRQIHUHQFLQJ?
/$1?FRQQHFWLRQ
’LVN??D?VLQJOH?VSLQGOH??,’(?RU?6&6,?
6WDQGDUG?H[SDQVLRQ?EXV?EULGJH??3&,?WR?,6$?
$?3&,?WR?3&,?EULGJH?IRU?SURYLGLQJ?PRUH?WKDQ?WKUHH?DGG?LQ?VORWV
7KH?JUDSKLFV?FRQWUROOHU?LV?FDSDEOH?RI?VLQNLQJ????0%?V???7KLV?DVVXPHV?WKDW?WKH?KRVW
EXV?EULGJH?JHQHUDWHV????0%?V?DQG?WKH?IUDPH?JUDEEHU?JHQHUDWHV????0%?V?
7KH?/$1?FRQWUROOHU?UHTXLUHV?RQO\?DERXW???0%?V??????0E??RQ?DYHUDJH??ZRUNVWDWLRQ
UHTXLUHPHQWV??DQG?LV?W\SLFDOO\?PXFK?OHVV?
7KH?GLVN?FRQWUROOHU?FDQ?PRYH?DERXW???0%?V?
7KH?VWDQGDUG?H[SDQVLRQ?EXV?SURYLGHV?D?FRVW?HIIHFWLYH?ZD\?RI?FRQQHFWLQJ?VWDQGDUG?,?2
FRQWUROOHUV??L?H???NH\ERDUG??PRXVH??VHULDO??SDUDOOHO?SRUWV??HWF???DQG?PDVWHUV?RQ?WKLV?EXV
SODFH?D?PD[LPXP?RI?DERXW???0%?V??DJJUHJDWH?SOXV?RYHUKHDG??RQ?3&,?DQG?ZLOO
GHFUHDVH?LQ?IXWXUH?V\VWHPV?
7KH?3&,?WR?3&,?EULGJH??LQ?DQG?RI?LWVHOI??GRHV?QRW?XVH?3&,?EDQGZLGWK??EXW?D?SODFH
KROGHU?RI???0%?V?LV?DOORFDWHG?IRU?GHYLFHV?WKDW?UHVLGH?EHKLQG?LW?
7KH?WRWDO?EDQGZLGWK?QHHGV?RI?WKH?V\VWHP?LV?DERXW????0%?V??????????????????????LI?DOO
GHYLFHV?ZDQW?WR?XVH?WKH?EXV?DW?WKH?VDPH?WLPH?
Revision 2.2
86
7R?VKRZ?WKDW?WKH?EXV?FDQ?KDQGOH?DOO?WKH?GHYLFHV??WKHVH?EDQGZLGWK?QXPEHUV?ZLOO?EH
XVHG?LQ?WKH?IROORZLQJ?GLVFXVVLRQ???7KH?SUREDELOLW\?RI?DOO?GHYLFHV?UHTXLULQJ?XVH?RI?WKH
EXV?DW?WKH?VDPH?WLPH?LV?H[WUHPHO\?ORZ??DQG?WKH?W\SLFDO?ODWHQF\?ZLOO?EH?PXFK?ORZHU
WKDQ?WKH?ZRUVW?FDVHV?QXPEHU?GLVFXVVHG???)RU?WKLV?GLVFXVVLRQ??WKH?W\SLFDO?QXPEHUV?XVHG
DUH?DW?D?VWHDG\?VWDWH?FRQGLWLRQ?ZKHUH?WKH?V\VWHP?KDV?EHHQ?RSHUDWLQJ?IRU?D?ZKLOH?DQG
QRW?DOO?GHYLFHV?UHTXLUH?DFFHVV?WR?WKH?EXV?DW?WKH?VDPH?WLPH?
Table 3-5 lists the requirements of each device in the target system and how many
transactions each device must complete to sustain its bandwidth requirements within
10 µs time slices.
7KH?ILUVW?FROXPQ?LGHQWLILHV?WKH?GHYLFH?JHQHUDWLQJ?WKH?GDWD?WUDQVIHU?
7KH?VHFRQG?FROXPQ?LV?WKH?WRWDO?EDQGZLGWK?WKH?GHYLFH?QHHGV?
7KH?WKLUG?FROXPQ?LV?WKH?DSSUR[LPDWH?QXPEHU?RI?E\WHV?WKDW?QHHG?WR?EH?WUDQVIHUUHG
GXULQJ?WKLV????µV?WLPH?VOLFH?
7KH?IRXUWK?FROXPQ?LV?WKH?DPRXQW?RI?WLPH?UHTXLUHG?WR?PRYH?WKH?GDWD?
The last column indicates how many different transactions that are required to move
the data. This assumes that the entire transfer cannot be completed as a single
transaction.
7DEOH???????([DPSOH?6\VWHP
Device Bandwidth
(MB/s)
Bytes/10 ms Time Used
(ms)
Number of
Transactions
per Slice
Notes
Graphics 50 500 6.15 10 1
LAN 4 40 0.54 1 2
Disk 5 50 0.63 1 3
ISA bridge 4 40 0.78 2 4
PCI-to PCI
bridge
9 90 1.17 2 5
Total 72 720 9.27 16
Notes:
1. Graphics is a combination of host bus bridge and frame grabber writing data to the frame buffer.
The host moves 300 bytes using five transactions with 15 data phases each, assuming eight
clocks of target initial latency. The frame grabber moves 200 bytes using five transactions with
10 data phases each, assuming eight clocks of target initial latency.
2. The LAN uses a single transaction with 10 data phases with eight clocks of target initial latency.
3. The disk uses a single transaction with 13 data phases with eight clocks of target initial latency.
4. The ISA bridge uses two transactions with five data phases each with eight clocks of target initial
latency.
5. The PCI-to-PCI bridge uses two transactions. One transaction is similar to the LAN and the
second is similar to the disk requirements.
Revision 2.2
87
,I?WKH?WDUJHWHG?V\VWHP?RQO\?QHHGV?IXOO?PRWLRQ?YLGHR?RU?D?IUDPH?JUDEEHU?EXW?QRW?ERWK?
WKHQ?UHSODFH?WKH?*UDSKLFV?URZ?LQ?7DEOH?????ZLWK?WKH?DSSURSULDWH?URZ?LQ?7DEOH???????,Q
HLWKHU?FDVH??WKH?WRWDO?EDQGZLGWK?UHTXLUHG?RQ?3&,?LV?UHGXFHG?
7DEOH???????)UDPH?*UDEEHU?RU?)XOO?0RWLRQ?9LGHR?([DPSOH
Device Bandwidth
(MB/s)
Bytes/10 ms Time Used
(ms)
Number of
Transactions
per Slice
Notes
Host
writing to
the frame
buffer
40 400 4.2 5 1
Frame
grabber
20 200 3.7 5 2
Notes
1. The host uses five transactions with 20 data phases each, assuming eight clocks of target initial
latency.
2. The frame grabber uses five transactions with 10 data phases each, assuming eight clocks of
target initial latency.
7KH?WRWDOV?IRU?7DEOH?????LQGLFDWH?WKDW?ZLWKLQ?D????µV?ZLQGRZ?DOO?WKH?GHYLFHV?OLVWHG?LQ
WKH?WDEOH?PRYH?WKH?GDWD?WKH\?UHTXLUHG?IRU?WKDW?WLPH?VOLFH???,Q?D?UHDO?V\VWHP??QRW?DOO
GHYLFHV?QHHG?WR?PRYH?GDWD?DOO?WKH?WLPH???%XW?WKH\?PD\?EH?DEOH?WR?PRYH?PRUH?GDWD?LQ?D
VLQJOH?WUDQVDFWLRQ???:KHQ?GHYLFHV?PRYH?GDWD?PRUH?HIILFLHQWO\??WKH?ODWHQF\?HDFK
GHYLFH?H[SHULHQFHV?LV?UHGXFHG?
,I?WKH?DERYH?V\VWHP?VXSSRUWHG?WKH?DUELWHU?LOOXVWUDWHG?LQ?WKH?6\VWHP?$UELWUDWLRQ?$OJRULWKP
,PSOHPHQWDWLRQ?1RWH??UHIHU?WR?6HFWLRQ????????WKH?IUDPH?JUDEEHU??RU?JUDSKLFV?GHYLFH?ZKHQ
LW?LV?D?PDVWHU??DQG?WKH?3&,?WR?3&,?EULGJH?ZRXOG?EH?SXW?LQ?WKH?KLJKHVW?OHYHO???$OO?RWKHU
GHYLFHV?ZRXOG?EH?SXW?LQ?WKH?ORZHU?OHYHO??L?H???OHYHO?WZR????7DEOH?????VKRZV?WKDW?LI?DOO
GHYLFHV?SURYLGH????µV?RI?EXIIHULQJ??WKH\?ZRXOG?QRW?H[SHULHQFH?XQGHUUXQV?RU?RYHUUXQV?
+RZHYHU??IRU?GHYLFHV?WKDW?PRYH?ODUJH?EORFNV?RI?GDWD?DQG?DUH?JHQHUDOO\?JLYHQ?KLJKHU
SULRULW\?LQ?D?V\VWHP??WKHQ?D?ODWHQF\?RI???µV?LV?UHDVRQDEOH????:KHQ?RQO\?WZR?DJHQWV?DUH?DW
WKH?KLJKHVW?OHYHO??HDFK?H[SHULHQFHV?DERXW???µV?RI?GHOD\?EHWZHHQ?WUDQVDFWLRQV???7KH?WDEOH
DVVXPHV?WKDW?WKH?WDUJHW?LV?DEOH?WR?FRQVXPH?DOO?GDWD?DV?D?VLQJOH?WUDQVDFWLRQ??
3.5.4.3. Determining Buffer Requirements
(DFK?GHYLFH?WKDW?LQWHUIDFHV?WR?WKH?EXV?QHHGV?EXIIHULQJ?WR?PDWFK?WKH?UDWH?WKH?GHYLFH
SURGXFHV?RU?FRQVXPHV?GDWD?ZLWK?WKH?UDWH?WKDW?LW?FDQ?PRYH?GDWD?DFURVV?WKH?EXV???7KH?VL]H?RI
EXIIHULQJ?FDQ?EH?GHWHUPLQHG?E\?VHYHUDO?IDFWRUV?EDVHG?RQ?WKH?IXQFWLRQDOLW\?RI?WKH?GHYLFH
DQG?WKH?UDWH?DW?ZKLFK?LW?KDQGOHV?GDWD???$V?GLVFXVVHG?LQ?WKH?SUHYLRXV?VHFWLRQ??WKH?DUELWUDWLRQ
ODWHQF\?D?PDVWHU?H[SHULHQFHV?DQG?KRZ?HIILFLHQWO\?GDWD?LV?WUDQVIHUUHG?RQ?WKH?EXV?ZLOO?DIIHFW
WKH?DPRXQW?RI?EXIIHULQJ?D?GHYLFH?UHTXLUHV?
,Q?VRPH?FDVHV??D?VPDOO?DPRXQW?RI?EXIIHULQJ?LV?UHTXLUHG?WR?KDQGOH?HUURUV??ZKLOH?PRUH
EXIIHULQJ?PD\?JLYH?EHWWHU?EXV?XWLOL]DWLRQ???)RU?GHYLFHV?ZKLFK?GR?QRW?XVH?WKH?EXV?YHU\
PXFK??GHYLFHV?ZKLFK?UDUHO\?UHTXLUH?PRUH?WKDQ???0%?V???LW?LV?UHFRPPHQGHG?WKDW?D
PLQLPXP?RI?IRXU?’:25’V?RI?EXIIHULQJ?EH?VXSSRUWHG?WR?HQVXUH?WKDW?WUDQVDFWLRQV?RQ?WKH
EXV?DUH?GRQH?ZLWK?UHDVRQDEOH?HIILFLHQF\???0RYLQJ?GDWD?DV?HQWLUH?FDFKHOLQHV?LV?WKH
SUHIHUUHG?WUDQVIHU?VL]H???7UDQVDFWLRQV?OHVV?WKDQ?IRXU?’:25’V?LQ?OHQJWK?DUH?LQHIILFLHQW
Revision 2.2
88
DQG?ZDVWH?EXV?EDQGZLGWK???)RU?GHYLFHV?ZKLFK?XVH?WKH?EXV?D?ORW??GHYLFHV?ZKLFK?IUHTXHQWO\
UHTXLUH?PRUH?WKDQ???0%?V???LW?LV?UHFRPPHQGHG?WKDW?D?PLQLPXP?RI????’:25’V?RI
EXIIHULQJ?EH?VXSSRUWHG?WR?HQVXUH?WKDW?WUDQVDFWLRQV?RQ?WKH?EXV?DUH?GRQH?HIILFLHQWO\?
’HYLFHV?WKDW?GR?QRW?XVH?WKH?EXV?HIILFLHQWO\?ZLOO?KDYH?D?QHJDWLYH?LPSDFW?RQ?V\VWHP
SHUIRUPDQFH?DQG?D?ODUJHU?LPSDFW?RQ?IXWXUH?V\VWHPV?
:KLOH?WKHVH?UHFRPPHQGDWLRQV?DUH?PLQLPXPV??WKH?UHDO?DPRXQW?RI?EXIIHULQJ?D?GHYLFH
QHHGV?LV?GLUHFWO\?SURSRUWLRQDO?WR?WKH?GLIILFXOW\?UHTXLUHG?WR?UHFRYHU?IURP?DQ?XQGHUUXQ?RU
RYHUUXQ???)RU?H[DPSOH??D?GLVN?FRQWUROOHU?ZRXOG?SURYLGH?VXIILFLHQW?EXIIHULQJ?WR?PRYH?GDWD
HIILFLHQWO\?DFURVV?3&,??EXW?ZRXOG?SURYLGH?QR?DGGLWLRQDO?EXIIHULQJ?IRU?XQGHUUXQV?DQG
RYHUUXQV??VLQFH?WKH\?ZLOO?QRW?RFFXU????:KHQ?GDWD?LV?QRW?DYDLODEOH?WR?ZULWH?WR?WKH?GLVN??WKH
FRQWUROOHU?ZRXOG?MXVW?ZDLW?XQWLO?GDWD?LV?DYDLODEOH???)RU?UHDGV??ZKHQ?D?EXIIHU?LV?QRW
DYDLODEOH??LW?VLPSO\?GRHV?QRW?DFFHSW?DQ\?QHZ?GDWD?
$?IUDPH?JUDEEHU?PXVW?HPSW\?LWV?EXIIHUV?EHIRUH?QHZ?GDWD?DUULYHV?RU?GDWD?LV?GHVWUR\HG???)RU
V\VWHPV?WKDW?UHTXLUH?JRRG?YLGHR?SHUIRUPDQFH??WKH?V\VWHP?GHVLJQHU?QHHGV?WR?SURYLGH?D?ZD\
IRU?WKDW?DJHQW?WR?EH?JLYHQ?VXIILFLHQW?EXV?EDQGZLGWK?WR?SUHYHQW?GDWD?FRUUXSWLRQ???7KLV?FDQ
EH?DFFRPSOLVKHG?E\?SURYLGLQJ?DQ?DUELWHU?WKDW?KDV?GLIIHUHQW?OHYHOV?DQG?RU?DGMXVWLQJ?WKH
/DWHQF\?7LPHU?RI?RWKHU?PDVWHUV?WR?OLPLW?WKHLU?WHQXUH?RQ?WKH?EXV?
7KH?NH\?IRU?IXWXUH?V\VWHPV?LV?WR?KDYH?DOO?GHYLFHV?XVH?WKH?EXV?DV?HIILFLHQWO\?DV?SRVVLEOH?
7KLV?PHDQV?WR?PRYH?DV?PXFK?GDWD?DV?SRVVLEOH??SUHIHUDEO\?VHYHUDO?FDFKHOLQHV??LQ?WKH
VPDOOHVW?QXPEHU?RI?FORFNV??SUHIHUDEO\?RQH?FORFN?VXEVHTXHQW?ODWHQF\????$V?GHYLFHV?GR?WKLV?
WKH?HQWLUH?V\VWHP?H[SHULHQFHV?JUHDWHU?WKURXJKSXW?DQG?ORZHU?ODWHQFLHV???/RZHU?ODWHQFLHV
DOORZ?VPDOOHU?EXIIHUV?WR?EH?SURYLGHG?LQ?LQGLYLGXDO?GHYLFHV???)XWXUH?EHQFKPDUNV?ZLOO
DOORZ?V\VWHP?GHVLJQHUV?WR?GLVWLQJXLVK?EHWZHHQ?GHYLFHV?WKDW?XVH?WKH?EXV?HIILFLHQWO\?DQG
WKRVH?WKDW?GR?QRW???7KRVH?WKDW?GR?ZLOO?HQDEOH?V\VWHPV?WR?EH?EXLOW?WKDW?PHHW?WKH?GHPDQGV?RI
PXOWLPHGLD?V\VWHPV?
3.6. Other Bus Operations
3.6.1. Device Selection
DEVSEL#?LV?GULYHQ?E\?WKH?WDUJHW?RI?WKH?FXUUHQW?WUDQVDFWLRQ?DV?VKRZQ?LQ?)LJXUH??????WR
LQGLFDWH?WKDW?LW?LV?UHVSRQGLQJ?WR?WKH?WUDQVDFWLRQ???DEVSEL#?PD\?EH?GULYHQ?RQH??WZR??RU
WKUHH?FORFNV?IROORZLQJ?WKH?DGGUHVV?SKDVH???(DFK?WDUJHW?LQGLFDWHV?WKH?DEVSEL#?WLPLQJ?LW
XVHV?LQ?LWV?&RQILJXUDWLRQ?6SDFH?6WDWXV?UHJLVWHU?GHVFULEHG?LQ?6HFWLRQ?????????DEVSEL#
PXVW?EH?DVVHUWHG?ZLWK?RU?SULRU?WR?WKH?HGJH?DW?ZKLFK?WKH?WDUJHW?HQDEOHV?LWV?TRDY#?
STOP#??DQG?GDWD?LI?D?UHDG?WUDQVDFWLRQ???,Q?RWKHU?ZRUGV??D?WDUJHW?PXVW?DVVHUW?DEVSEL#
?FODLP?WKH?WUDQVDFWLRQ??EHIRUH?RU?FRLQFLGHQW?ZLWK?VLJQDOLQJ?DQ\?RWKHU?WDUJHW?UHVSRQVH?
2QFH?DEVSEL#?KDV?EHHQ?DVVHUWHG??LW?FDQQRW?EH?GHDVVHUWHG?XQWLO?WKH?ODVW?GDWD?SKDVH?KDV
FRPSOHWHG??H[FHSW?WR?VLJQDO?7DUJHW?$ERUW???5HIHU?WR?6HFWLRQ??????????IRU?PRUH
LQIRUPDWLRQ?
Revision 2.2
89
TRDY#
DEVSEL#
IRDY#
CLK
NO RESPONSE
ACKNOWLEDGE
FAST MED SLOW SUB
FRAME#
1 2 3 4 5 6 7 8
)LJXUH???????? DEVSEL# $VVHUWLRQ
,I?QR?DJHQW?DVVHUWV?DEVSEL#?ZLWKLQ?WKUHH?FORFNV?RI?FRAME#??WKH?DJHQW?GRLQJ
VXEWUDFWLYH?GHFRGH?PD\?FODLP?DQG?DVVHUW?DEVSEL#???,I?WKH?V\VWHP?GRHV?QRW?KDYH?D
VXEWUDFWLYH?GHFRGH?DJHQW??WKH?PDVWHU?QHYHU?VHHV?DEVSEL#?DVVHUWHG?DQG?WHUPLQDWHV?WKH
WUDQVDFWLRQ?SHU?WKH?0DVWHU?$ERUW?PHFKDQLVP??UHIHU?WR?6HFWLRQ???????????
$?WDUJHW?PXVW?GR?D?IXOO?GHFRGH?EHIRUH?GULYLQJ?DVVHUWLQJ?DEVSEL#??RU?DQ\?RWKHU?WDUJHW
UHVSRQVH?VLJQDO???,W?LV?LOOHJDO?WR?GULYH?DEVSEL#?SULRU?WR?D?FRPSOHWH?GHFRGH?DQG?WKHQ?OHW
WKH?GHFRGH?FRPELQDWLRQDOO\?UHVROYH?RQ?WKH?EXV????7KLV?FRXOG?FDXVH?FRQWHQWLRQ????$?WDUJHW
PXVW?TXDOLI\?WKH?AD?OLQHV?ZLWK?FRAME#?EHIRUH?DEVSEL#?FDQ?EH?DVVHUWHG?RQ
FRPPDQGV?RWKHU?WKDQ?FRQILJXUDWLRQ???$?WDUJHW?PXVW?TXDOLI\?IDSEL?ZLWK?FRAME#?DQG
AD[1::0]?EHIRUH?DEVSEL#?FDQ?EH?DVVHUWHG?RQ?D?FRQILJXUDWLRQ?FRPPDQG?
,W?LV?H[SHFWHG?WKDW?PRVW??SHUKDSV?DOO??WDUJHW?GHYLFHV?ZLOO?EH?DEOH?WR?FRPSOHWH?D?GHFRGH?DQG
DVVHUW?DEVSEL#?ZLWKLQ?RQH?RU?WZR?FORFNV?RI?FRAME#?EHLQJ?DVVHUWHG??IDVW?DQG?PHGLXP
LQ?WKH?ILJXUH??
$FFRUGLQJO\??WKH?VXEWUDFWLYH?GHFRGH?DJHQW?PD\?SURYLGH?DQ?RSWLRQDO?GHYLFH?GHSHQGHQW
FRQILJXUDWLRQ?UHJLVWHU?WKDW?FDQ?EH?SURJUDPPHG?WR?SXOO?LQ?E\?RQH?RU?WZR?FORFNV?WKH?HGJH?DW
ZKLFK?LW?DVVHUWV?DEVSEL#??DOORZLQJ?IDVWHU?DFFHVV?WR?WKH?H[SDQVLRQ?EXV???8VH?RI?VXFK?DQ
RSWLRQ?LV?OLPLWHG?E\?WKH?VORZHVW?SRVLWLYH?GHFRGH?DJHQW?RQ?WKH?EXV?
,I?WKH?ILUVW?E\WH?DGGUHVVHG?E\?WKH?WUDQVDFWLRQ?PDSV?LQWR?WKH?WDUJHW?V?DGGUHVV?UDQJH??LW
DVVHUWV?DEVSEL#?WR?FODLP?WKH?DFFHVV???%XW?LI?WKH?PDVWHU?DWWHPSWV?WR?FRQWLQXH?WKH?EXUVW
WUDQVDFWLRQ?DFURVV?WKH?UHVRXUFH?ERXQGDU\??WKH?WDUJHW?LV?UHTXLUHG?WR?VLJQDO?’LVFRQQHFW?
:KHQ?D?WDUJHW?FODLPV?DQ?,?2?DFFHVV?DQG?WKH?E\WH?HQDEOHV?LQGLFDWH?RQH?RU?PRUH?E\WHV?RI
WKH?DFFHVV?DUH?RXWVLGH?WKH?WDUJHW?V?DGGUHVV?UDQJH??LW?PXVW?VLJQDO?7DUJHW?$ERUW????5HIHU?WR
6HFWLRQ??????????IRU?PRUH?LQIRUPDWLRQ????7R?GHDO?ZLWK?WKLV?W\SH?RI?,?2?DFFHVV?SUREOHP??D
VXEWUDFWLYH?GHFRGH?GHYLFH??H[SDQVLRQ?EXV?EULGJH??PD\?GR?RQH?RI?WKH?IROORZLQJ?
• ’R?SRVLWLYH?GHFRGH??E\?LQFOXGLQJ?D?E\WH?PDS??RQ?DGGUHVVHV?IRU?ZKLFK?GLIIHUHQW
GHYLFHV?VKDUH?FRPPRQ?’:25’V??DGGLWLRQDOO\?XVLQJ?E\WH?HQDEOHV?WR?GHWHFW?WKLV
SUREOHP?DQG?VLJQDO?7DUJHW?$ERUW?
• 3DVV?WKH?IXOO?DFFHVV?WR?WKH?H[SDQVLRQ?EXV??ZKHUH?WKH?SRUWLRQ?RI?WKH?DFFHVV?WKDW
FDQQRW?EH?VHUYLFHG?ZLOO?TXLHWO\?GURS?RQ?WKH?IORRU????7KLV?RFFXUV?RQO\?ZKHQ?WKH?ILUVW
DGGUHVVHG?WDUJHW?UHVLGHV?RQ?WKH?H[SDQVLRQ?EXV?DQG?WKH?RWKHU?LV?RQ?3&,??
Revision 2.2
90
3.6.2. Special Cycle
7KH?6SHFLDO?&\FOH?FRPPDQG?SURYLGHV?D?VLPSOH?PHVVDJH?EURDGFDVW?PHFKDQLVP?RQ?3&,?
,Q?DGGLWLRQ?WR?FRPPXQLFDWLQJ?SURFHVVRU?VWDWXV??DV?LV?GRQH?RQ?,QWHO?SURFHVVRU?EXVHV???LW
PD\?DOVR?EH?XVHG?IRU?ORJLFDO?VLGHEDQG?VLJQDOLQJ?EHWZHHQ?3&,?DJHQWV??ZKHQ?VXFK?VLJQDOLQJ
GRHV?QRW?UHTXLUH?WKH?SUHFLVH?WLPLQJ?RU?V\QFKURQL]DWLRQ?RI?SK\VLFDO?VLJQDOV?
$?JRRG?SDUDGLJP?IRU?WKH?6SHFLDO?&\FOH?FRPPDQG?LV?WKDW?RI?D?‡ORJLFDO?ZLUH·?ZKLFK?RQO\
VLJQDOV?VLQJOH?FORFN?SXOVHV??L?H???LW?FDQ?EH?XVHG?WR?VHW?DQG?UHVHW?IOLS?IORSV?LQ?UHDO?WLPH
LPSO\LQJ?WKDW?GHOLYHU\?LV?JXDUDQWHHG???7KLV?DOORZV?WKH?GHVLJQHU?WR?GHILQH?QHFHVVDU\
VLGHEDQG?FRPPXQLFDWLRQ?ZLWKRXW?UHTXLULQJ?DGGLWLRQDO?SLQV???$V?ZLWK?VLGHEDQG?VLJQDOLQJ
LQ?JHQHUDO??LPSOHPHQWDWLRQ?RI?6SHFLDO?&\FOH?FRPPDQG?VXSSRUW?LV?RSWLRQDO?
7KH?6SHFLDO?&\FOH?FRPPDQG?FRQWDLQV?QR?H[SOLFLW?GHVWLQDWLRQ?DGGUHVV??EXW?LV?EURDGFDVW?WR
DOO?DJHQWV?RQ?WKH?VDPH?EXV?VHJPHQW???(DFK?UHFHLYLQJ?DJHQW?PXVW?GHWHUPLQH?ZKHWKHU?WKH
PHVVDJH?LV?DSSOLFDEOH?WR?LW???3&,?DJHQWV?ZLOO?QHYHU?DVVHUW?DEVSEL#?LQ?UHVSRQVH?WR?D
6SHFLDO?&\FOH?FRPPDQG?
1RWH???6SHFLDO?&\FOH?FRPPDQGV?GR?QRW?FURVV?3&,?WR?3&,?EULGJHV???,I?D?PDVWHU?GHVLUHV?WR
JHQHUDWH?D?6SHFLDO?&\FOH?FRPPDQG?RQ?D?VSHFLILF?EXV?LQ?WKH?KLHUDUFK\??LW?PXVW?XVH?D?7\SH
??FRQILJXUDWLRQ?ZULWH?FRPPDQG?WR?GR?VR???7\SH???FRQILJXUDWLRQ?ZULWH?FRPPDQGV?FDQ
WUDYHUVH?3&,?WR?3&,?EULGJHV?LQ?ERWK?GLUHFWLRQV?IRU?WKH?SXUSRVH?RI?JHQHUDWLQJ?6SHFLDO
&\FOH?FRPPDQGV?RQ?DQ\?EXV?LQ?WKH?KLHUDUFK\?DQG?DUH?UHVWULFWHG?WR?D?VLQJOH?GDWD?SKDVH?LQ
OHQJWK???+RZHYHU??WKH?PDVWHU?PXVW?NQRZ?WKH?VSHFLILF?EXV?RQ?ZKLFK?LW?GHVLUHV?WR?JHQHUDWH
WKH?6SHFLDO?&\FOH?FRPPDQG?DQG?FDQQRW?VLPSO\?GR?D?EURDGFDVW?WR?RQH?EXV?DQG?H[SHFW?LW?WR
SURSDJDWH?WR?DOO?EXVHV???5HIHU?WR?6HFWLRQ????????????IRU?PRUH?LQIRUPDWLRQ?
$?6SHFLDO?&\FOH?FRPPDQG?PD\?FRQWDLQ?RSWLRQDO??PHVVDJH?GHSHQGHQW?GDWD??ZKLFK?LV?QRW
LQWHUSUHWHG?E\?WKH?3&,?VHTXHQFHU?LWVHOI??EXW?LV?SDVVHG??DV?QHFHVVDU\??WR?WKH?KDUGZDUH
DSSOLFDWLRQ?FRQQHFWHG?WR?WKH?3&,?VHTXHQFHU???,Q?PRVW?FDVHV??H[SOLFLWO\?DGGUHVVHG
PHVVDJHV?VKRXOG?EH?KDQGOHG?LQ?RQH?RI?WKH?WKUHH?SK\VLFDO?DGGUHVV?VSDFHV?RQ?3&,?DQG?QRW
ZLWK?WKH?6SHFLDO?&\FOH?FRPPDQG?
8VLQJ?D?PHVVDJH?GHSHQGHQW?GDWD?ILHOG?FDQ?EUHDN?WKH?ORJLFDO?ZLUH?SDUDGLJP?PHQWLRQHG
DERYH?DQG?FUHDWH?GHOLYHU\?JXDUDQWHH?SUREOHPV???+RZHYHU??VLQFH?WDUJHWV?RQO\?DFFHSW
PHVVDJHV?WKH\?UHFRJQL]H?DQG?XQGHUVWDQG??WKH?EXUGHQ?LV?SODFHG?RQ?WKHP?WR?IXOO\?SURFHVV
WKH?PHVVDJH?LQ?WKH?PLQLPXP?GHOLYHU\?WLPH??VL[?EXV?FORFNV??RU?WR?SURYLGH?DQ\?QHFHVVDU\
EXIIHULQJ?IRU?PHVVDJHV?WKH\?DFFHSW???1RUPDOO\?WKLV?EXIIHULQJ?LV?OLPLWHG?WR?D?VLQJOH?IOLS?
IORS???7KLV?DOORZV?GHOLYHU\?WR?EH?JXDUDQWHHG???,Q?VRPH?FDVHV??LW?PD\?QRW?EH?SRVVLEOH?WR
EXIIHU?RU?SURFHVV?DOO?PHVVDJHV?WKDW?FRXOG?EH?UHFHLYHG???,Q?WKLV?FDVH??WKHUH?LV?QR?JXDUDQWHH
RI?GHOLYHU\?
$?6SHFLDO?&\FOH?FRPPDQG?LV?OLNH?DQ\?RWKHU?EXV?FRPPDQG?ZKHUH?WKHUH?LV?DQ?DGGUHVV
SKDVH?DQG?D?GDWD?SKDVH???7KH?DGGUHVV?SKDVH?VWDUWV?OLNH?DOO?RWKHU?FRPPDQGV?ZLWK?WKH
DVVHUWLRQ?RI?FRAME#?DQG?FRPSOHWHV?OLNH?DOO?RWKHU?FRPPDQGV?ZKHQ?FRAME#?DQG
IRDY#?DUH?GHDVVHUWHG???7KH?XQLTXHQHVV?RI?WKLV?FRPPDQG?FRPSDUHG?WR?WKH?RWKHUV?LV?WKDW
QR?DJHQW?UHVSRQGV?ZLWK?WKH?DVVHUWLRQ?RI?DEVSEL#?DQG?WKH?WUDQVDFWLRQ?FRQFOXGHV?ZLWK?D
0DVWHU?$ERUW?WHUPLQDWLRQ???0DVWHU?$ERUW?LV?WKH?QRUPDO?WHUPLQDWLRQ?IRU?6SHFLDO?&\FOH
WUDQVDFWLRQV?DQG?QR?HUURUV?DUH?UHSRUWHG?IRU?WKLV?FDVH?RI?0DVWHU?$ERUW?WHUPLQDWLRQ???7KLV
FRPPDQG?LV?EDVLFDOO\?D?EURDGFDVW?WR?DOO?DJHQWV??DQG?LQWHUHVWHG?DJHQWV?DFFHSW?WKH
FRPPDQG?DQG?SURFHVV?WKH?UHTXHVW?
7KH?DGGUHVV?SKDVH?FRQWDLQV?QR?YDOLG?LQIRUPDWLRQ?RWKHU?WKDQ?WKH?FRPPDQG?ILHOG???7KHUH?LV
QR?H[SOLFLW?DGGUHVV??KRZHYHU??AD[31::00]?DUH?GULYHQ?WR?D?VWDEOH?OHYHO?DQG?SDULW\?LV
JHQHUDWHG???’XULQJ?WKH?GDWD?SKDVH??AD[31::00]?FRQWDLQ?WKH?PHVVDJH?W\SH?DQG?DQ?RSWLRQDO
Revision 2.2
91
GDWD?ILHOG???7KH?PHVVDJH?LV?HQFRGHG?RQ?WKH?OHDVW?VLJQLILFDQW????OLQHV??QDPHO\?AD[15::00]?
7KH?RSWLRQDO?GDWD?ILHOG?LV?HQFRGHG?RQ?WKH?PRVW?VLJQLILFDQW????OLQHV??QDPHO\?AD[31::16]?
DQG?LV?QRW?UHTXLUHG?RQ?DOO?PHVVDJHV???7KH?PDVWHU?RI?D?6SHFLDO?&\FOH?FRPPDQG?FDQ?LQVHUW
ZDLW?VWDWHV?OLNH?DQ\?RWKHU?FRPPDQG?ZKLOH?WKH?WDUJHW?FDQQRW??VLQFH?QR?WDUJHW?FODLPHG?WKH
DFFHVV?E\?DVVHUWLQJ?DEVSEL#????7KH?PHVVDJH?DQG?DVVRFLDWHG?GDWD?DUH?RQO\?YDOLG?RQ?WKH
ILUVW?FORFN?IRDY#?LV?DVVHUWHG???7KH?LQIRUPDWLRQ?FRQWDLQHG?LQ??DQG?WKH?WLPLQJ?RI?
VXEVHTXHQW?GDWD?SKDVHV?DUH?PHVVDJH?GHSHQGHQW???:KHQ?WKH?PDVWHU?LQVHUWV?D?ZDLW?VWDWH?RU
SHUIRUPV?PXOWLSOH?GDWD?SKDVHV??LW?PXVW?H[WHQG?WKH?WUDQVDFWLRQ?WR?JLYH?SRWHQWLDO?WDUJHWV
VXIILFLHQW?WLPH?WR?SURFHVV?WKH?PHVVDJH???7KLV?PHDQV?WKH?PDVWHU?PXVW?JXDUDQWHH?WKH?DFFHVV
ZLOO?QRW?FRPSOHWH?IRU?DW?OHDVW?IRXU?FORFNV??PD\?EH?ORQJHU??DIWHU?WKH?ODVW?YDOLG?GDWD
FRPSOHWHV???)RU?H[DPSOH??D?PDVWHU?NHHSV?IRDY#?GHDVVHUWHG?IRU?WZR?FORFNV?IRU?D?VLQJOH
GDWD?SKDVH?6SHFLDO?&\FOH?FRPPDQG???%HFDXVH?WKH?PDVWHU?LQVHUWHG?ZDLW?VWDWHV??WKH
WUDQVDFWLRQ?FDQQRW?EH?WHUPLQDWHG?ZLWK?0DVWHU?$ERUW?RQ?WKH?ILIWK?FORFN?DIWHU?FRAME#
?WKH?FORFN?DIWHU?VXEWUDFWLYH?GHFRGH?WLPH??OLNH?XVXDO??EXW?PXVW?EH?H[WHQGHG?DW?OHDVW?DQ
DGGLWLRQDO?WZR?FORFNV???:KHQ?WKH?WUDQVDFWLRQ?KDV?PXOWLSOH?GDWD?SKDVHV??WKH?PDVWHU?FDQQRW
WHUPLQDWH?WKH?6SHFLDO?&\FOH?FRPPDQG?XQWLO?DW?OHDVW?IRXU?FORFNV?DIWHU?WKH?ODVW?YDOLG?GDWD
SKDVH???1RWH???7KH?PHVVDJH?W\SH?RU?RSWLRQDO?GDWD?ILHOG?ZLOO?LQGLFDWH?WR?SRWHQWLDO?WDUJHWV
WKH?DPRXQW?RI?GDWD?WR?EH?WUDQVIHUUHG???7KH?WDUJHW?PXVW?ODWFK?GDWD?RQ?WKH?ILUVW?FORFN?IRDY#
LV?DVVHUWHG?IRU?HDFK?SLHFH?RI?GDWD?WUDQVIHUUHG?
’XULQJ?WKH?DGGUHVV?SKDVH??C/BE[3::0]#? ???????6SHFLDO?&\FOH?FRPPDQG??DQG
AD[31::00]?DUH?GULYHQ?WR?UDQGRP?YDOXHV?DQG?PXVW?EH?LJQRUHG???’XULQJ?WKH?GDWD?SKDVH?
C/BE[3::0]#?DUH?DVVHUWHG?DQG?AD[31::00]?DUH?DV?IROORZV?
AD[15::00]
AD[31::16]
Encoded message
Message dependent (optional) data field
7KH?3&,?EXV?VHTXHQFHU?VWDUWV?WKLV?FRPPDQG?OLNH?DOO?RWKHUV?DQG?WHUPLQDWHV?LW?ZLWK?D
0DVWHU?$ERUW???7KH?KDUGZDUH?DSSOLFDWLRQ?SURYLGHV?DOO?WKH?LQIRUPDWLRQ?OLNH?DQ\?RWKHU
FRPPDQG?DQG?VWDUWV?WKH?EXV?VHTXHQFHU???:KHQ?WKH?VHTXHQFHU?UHSRUWV?WKDW?WKH?DFFHVV
WHUPLQDWHG?ZLWK?D?0DVWHU?$ERUW??WKH?KDUGZDUH?DSSOLFDWLRQ?NQRZV?WKH?DFFHVV?FRPSOHWHG?
,Q?WKLV?FDVH??WKH?5HFHLYHG?0DVWHU?$ERUW?ELW?LQ?WKH?FRQILJXUDWLRQ?6WDWXV?UHJLVWHU
?6HFWLRQ?????????PXVW?QRW?EH?VHW???7KH?TXLFNHVW?D?6SHFLDO?&\FOH?FRPPDQG?FDQ?FRPSOHWH?LV
ILYH?FORFNV???2QH?DGGLWLRQDO?FORFN?LV?UHTXLUHG?IRU?WKH?WXUQDURXQG?F\FOH?EHIRUH?WKH?QH[W
DFFHVV???7KHUHIRUH??D?WRWDO?RI?VL[?FORFNV?LV?UHTXLUHG?IURP?WKH?EHJLQQLQJ?RI?D?6SHFLDO?&\FOH
FRPPDQG?WR?WKH?EHJLQQLQJ?RI?DQRWKHU?DFFHVV?
7KHUH?DUH?D?WRWDO?RI????.?PHVVDJHV???7KH?PHVVDJH?HQFRGLQJV?DUH?GHILQHG?DQG?GHVFULEHG?LQ
$SSHQGL[?$?
3.6.3. Address/Data Stepping
7KH?DELOLW\?RI?DQ?DJHQW?WR?VSUHDG?DVVHUWLRQ?RI?TXDOLILHG?VLJQDOV?RYHU?VHYHUDO?FORFNV?LV
UHIHUUHG?WR?DV?VWHSSLQJ???7KLV?QRWLRQ?DOORZV?DQ?DJHQW?ZLWK??ZHDN??RXWSXW?EXIIHUV?WR?GULYH
D?VHW?RI?VLJQDOV?WR?D?YDOLG?VWDWH?RYHU?VHYHUDO?FORFNV??FRQWLQXRXV?VWHSSLQJ???WKHUHE\
UHGXFLQJ?WKH?JURXQG?FXUUHQW?ORDG?JHQHUDWHG?E\?HDFK?EXIIHU???$Q?DOWHUQDWLYH?DSSURDFK
DOORZV?DQ?DJHQW?ZLWK??VWURQJ??RXWSXW?EXIIHUV?WR?GULYH?D?VXEVHW?RI?WKHP?RQ?HDFK?RI?VHYHUDO
FORFN?HGJHV?XQWLO?WKH\?DUH?DOO?GULYHQ??GLVFUHWH?VWHSSLQJ???WKHUHE\?UHGXFLQJ?WKH?QXPEHU?RI
VLJQDOV?WKDW?PXVW?EH?VZLWFKHG?VLPXOWDQHRXVO\???$OO?DJHQWV?PXVW?EH?DEOH?WR?KDQGOH?DGGUHVV
DQG?GDWD?VWHSSLQJ?ZKLOH?JHQHUDWLQJ?LW?LV?RSWLRQDO???5HIHU?WR?6HFWLRQ????????IRU?FRQGLWLRQV
DVVRFLDWHG?ZLWK?LQGHWHUPLQDWH?VLJQDO?OHYHOV?RQ?WKH?ULVLQJ?HGJH?RI?CLK?
Revision 2.2
92
(LWKHU?FRQWLQXRXV?RU?GLVFUHWH?VWHSSLQJ?DOORZV?DQ?DJHQW?WR?WUDGH?RII?SHUIRUPDQFH?IRU?FRVW
?IHZHU?SRZHU?JURXQG?SLQV????:KHQ?XVLQJ?WKH?FRQWLQXRXV?VWHSSLQJ?DSSURDFK??FDUH?PXVW?EH
WDNHQ?WR?DYRLG?PXWXDO?FRXSOLQJ?EHWZHHQ?FULWLFDO?FRQWURO?VLJQDOV?WKDW?PXVW?EH?VDPSOHG?RQ
HDFK?FORFN?HGJH?DQG?WKH?VWHSSHG?VLJQDOV?WKDW?PD\?EH?WUDQVLWLRQLQJ?RQ?D?FORFN?HGJH?
3HUIRUPDQFH?FULWLFDO?SHULSKHUDOV?VKRXOG?DSSO\?WKLV??SHUPLVVLRQ??VSDULQJO\?
6WHSSLQJ?LV?RQO\?SHUPLWWHG?RQ?AD[31::00]??AD[63::32]??PAR??PAR64#??IRU????ELW?GDWD
WUDQVIHUV?EXW?QRW?IRU?WKH?’$&?FRPPDQG???DQG?IDSEL?SLQV??EHFDXVH?WKH\?DUH?DOZD\V
TXDOLILHG?E\?FRQWURO?VLJQDOV??L?H???WKHVH?VLJQDOV?DUH?RQO\?FRQVLGHUHG?YDOLG?RQ?FORFN?HGJHV
IRU?ZKLFK?WKH\?DUH?TXDOLILHG???ADV?DUH?TXDOLILHG?E\?FRAME#?LQ?DGGUHVV?SKDVHV?DQG?E\
IRDY#?RU?TRDY#?LQ?GDWD?SKDVHV??GHSHQGLQJ?RQ?ZKLFK?GLUHFWLRQ?GDWD?LV?EHLQJ
WUDQVIHUUHG????PAR?LV?LPSOLFLWO\?TXDOLILHG?RQ?HDFK?FORFN?DIWHU?ZKLFK?AD?ZDV?TXDOLILHG?
IDSEL?LV?TXDOLILHG?E\?WKH?FRPELQDWLRQ?RI?FRAME#?DQG?D?GHFRGHG?7\SH???FRQILJXUDWLRQ
FRPPDQG?
)LJXUH??????LOOXVWUDWHV?D?PDVWHU?GHOD\LQJ?WKH?DVVHUWLRQ?RI?FRAME#?XQWLO?LW?KDV
VXFFHVVIXOO\?GULYHQ?DOO?AD?OLQHV???7KH?PDVWHU?LV?ERWK?SHUPLWWHG?DQG?UHTXLUHG?WR?GULYH?AD
DQG?C/BE#?RQFH?RZQHUVKLS?KDV?EHHQ?JUDQWHG?DQG?WKH?EXV?LV?LQ?WKH?,GOH?VWDWH???%XW?LW?PD\
WDNH?PXOWLSOH?FORFNV?WR?GULYH?D?YDOLG?DGGUHVV?EHIRUH?DVVHUWLQJ?FRAME#???+RZHYHU??E\
GHOD\LQJ?DVVHUWLRQ?RI?FRAME#??WKH?PDVWHU?UXQV?WKH?ULVN?RI?ORVLQJ?LWV?WXUQ?RQ?WKH?EXV???$V
ZLWK?DQ\?PDVWHU??GNT#?PXVW?EH?DVVHUWHG?RQ?WKH?ULVLQJ?FORFN?HGJH?EHIRUH?FRAME#?LV
DVVHUWHG???,I?GNT#?ZHUH?GHDVVHUWHG??RQ?WKH?FORFN?HGJHV?PDUNHG??$???WKH?PDVWHU?LV
UHTXLUHG?WR?LPPHGLDWHO\?WUL?VWDWH?LWV?VLJQDOV?EHFDXVH?WKH?DUELWHU?KDV?JUDQWHG?WKH?EXV?WR
DQRWKHU?DJHQW????7KH?QHZ?PDVWHU?ZRXOG?EH?DW?D?KLJKHU?SULRULW\?OHYHO????,I?GNT#?ZHUH
GHDVVHUWHG?RQ?WKH?FORFN?HGJHV?PDUNHG??%??RU??&???FRAME#?ZLOO?KDYH?DOUHDG\?EHHQ
DVVHUWHG?DQG?WKH?WUDQVDFWLRQ?FRQWLQXHV?
FRAME#
CLK
AD
GNT#
IRDY#
ADDRESS DATA-0
A A C B
1 2 3 4 5 6 7 8 9
BUS CMD BE#'s-0
C/BE#
)LJXUH????????$GGUHVV?6WHSSLQJ
Revision 2.2
93
3.6.4. Interrupt Acknowledge
7KH?3&,?EXV?VXSSRUWV?DQ?,QWHUUXSW?$FNQRZOHGJH?F\FOH?DV?VKRZQ?LQ?)LJXUH????????7KLV
ILJXUH?LOOXVWUDWHV?DQ?[???,QWHUUXSW?$FNQRZOHGJH?F\FOH?RQ?3&,?ZKHUH?D?VLQJOH?E\WH?HQDEOH
LV?DVVHUWHG?DQG?LV?SUHVHQWHG?RQO\?DV?DQ?H[DPSOH???,Q?JHQHUDO??WKH?E\WH?HQDEOHV?GHWHUPLQH
ZKLFK?E\WHV?DUH?LQYROYHG?LQ?WKH?WUDQVDFWLRQ???’XULQJ?WKH?DGGUHVV?SKDVH??AD[31::00]?GR
QRW?FRQWDLQ?D?YDOLG?DGGUHVV?EXW?PXVW?EH?GULYHQ?ZLWK?VWDEOH?GDWD??PAR?LV?YDOLG??DQG?SDULW\
PD\?EH?FKHFNHG???$Q?,QWHUUXSW?$FNQRZOHGJH?WUDQVDFWLRQ?KDV?QR?DGGUHVVLQJ?PHFKDQLVP
DQG?LV?LPSOLFLWO\?WDUJHWHG?WR?WKH?LQWHUUXSW?FRQWUROOHU?LQ?WKH?V\VWHP???$V?GHILQHG?LQ?WKH?3&,?
WR?3&,?%ULGJH?$UFKLWHFWXUH?6SHFLILFDWLRQ??WKH?,QWHUUXSW?$FNQRZOHGJH?FRPPDQG?LV?QRW
IRUZDUGHG?WR?DQRWKHU?3&,?VHJPHQW???7KH?,QWHUUXSW?$FNQRZOHGJH?F\FOH?LV?OLNH?DQ\?RWKHU
WUDQVDFWLRQ?LQ?WKDW?DEVSEL#?PXVW?EH?DVVHUWHG?RQH??WZR??RU?WKUHH?FORFNV?DIWHU?WKH
DVVHUWLRQ?RI?FRAME#?IRU?SRVLWLYH?GHFRGH?DQG?PD\?DOVR?EH?VXEWUDFWLYHO\?GHFRGHG?E\?D
VWDQGDUG?H[SDQVLRQ?EXV?EULGJH???:DLW?VWDWHV?FDQ?EH?LQVHUWHG?DQG?WKH?UHTXHVW?FDQ?EH
WHUPLQDWHG??DV?GLVFXVVHG?LQ?6HFWLRQ???????????7KH?YHFWRU?PXVW?EH?UHWXUQHG?ZKHQ?TRDY#
LV?DVVHUWHG?
FRAME#
CLK
TRDY#
IRDY#
AD
C/BE#
1 2 3 4 5
VECTOR
BE#'s (1110) INT-ACK
NOT
VALID
)LJXUH????????,QWHUUXSW?$FNQRZOHGJH?&\FOH
8QOLNH?WKH?WUDGLWLRQDO??????GXDO?F\FOH?DFNQRZOHGJH??3&,?UXQV?D?VLQJOH?F\FOH
DFNQRZOHGJH???&RQYHUVLRQ?IURP?WKH?SURFHVVRU?V?WZR?F\FOH?IRUPDW?WR?WKH?3&,?RQH?F\FOH
IRUPDW?LV?HDVLO\?GRQH?LQ?WKH?EULGJH?E\?GLVFDUGLQJ?WKH?ILUVW?,QWHUUXSW?$FNQRZOHGJH?UHTXHVW
IURP?WKH?SURFHVVRU?
3.7. Error Functions
3&,?SURYLGHV?IRU?SDULW\?DQG?RWKHU?V\VWHP?HUURUV?WR?EH?GHWHFWHG?DQG?UHSRUWHG???$?VLQJOH
V\VWHP?PD\?LQFOXGH?GHYLFHV?WKDW?KDYH?QR?LQWHUHVW?LQ?HUURUV??SDUWLFXODUO\?SDULW\?HUURUV??DQG
DJHQWV?WKDW?GHWHFW??VLJQDO??DQG?UHFRYHU?IURP?HUURUV???3&,?HUURU?UHSRUWLQJ?DOORZV?DJHQWV?WKDW
UHFRYHU?IURP?SDULW\?HUURUV?WR?DYRLG?DIIHFWLQJ?WKH?RSHUDWLRQ?RI?DJHQWV?WKDW?GR?QRW???7R
DOORZ?WKLV?UDQJH?RI?IOH[LELOLW\??WKH?JHQHUDWLRQ?RI?SDULW\?LV?UHTXLUHG?RQ?DOO?WUDQVDFWLRQV?E\
DOO?DJHQWV???7KH?GHWHFWLRQ?DQG?UHSRUWLQJ?RI?HUURUV?LV?JHQHUDOO\?UHTXLUHG??ZLWK?OLPLWHG
H[FOXVLRQV?IRU?FHUWDLQ?FODVVHV?RI?3&,?DJHQWV?DV?OLVWHG?LQ?6HFWLRQ???????
Revision 2.2
94
3.7.1. Parity Generation
3DULW\?RQ?3&,?SURYLGHV?D?PHFKDQLVP?WR?GHWHUPLQH?IRU?HDFK?WUDQVDFWLRQ?LI?WKH?PDVWHU?LV
VXFFHVVIXO?LQ?DGGUHVVLQJ?WKH?GHVLUHG?WDUJHW?DQG?LI?GDWD?WUDQVIHUV?FRUUHFWO\?EHWZHHQ?WKHP?
7R?HQVXUH?WKDW?WKH?FRUUHFW?EXV?RSHUDWLRQ?LV?SHUIRUPHG??WKH?IRXU?FRPPDQG?OLQHV?DUH
LQFOXGHG?LQ?WKH?SDULW\?FDOFXODWLRQ???7R?HQVXUH?WKDW?FRUUHFW?GDWD?LV?WUDQVIHUUHG??WKH?IRXU?E\WH
HQDEOHV?DUH?DOVR?LQFOXGHG?LQ?WKH?SDULW\?FDOFXODWLRQ???7KH?DJHQW?WKDW?LV?UHVSRQVLEOH?IRU
GULYLQJ? AD[31::00] ?RQ?DQ\?JLYHQ?EXV?SKDVH?LV?DOVR?UHVSRQVLEOH?IRU?GULYLQJ?HYHQ?SDULW\
RQ? PAR ???7KH?IROORZLQJ?UHTXLUHPHQWV?DOVR?DSSO\?ZKHQ?WKH????ELW?H[WHQVLRQV?DUH?XVHG
?UHIHU?WR?6HFWLRQ??????IRU?PRUH?LQIRUPDWLRQ??
’XULQJ?DGGUHVV?DQG?GDWD?SKDVHV??SDULW\?FRYHUV? AD[31::00] ?DQG? C/BE[3::0]# ?OLQHV
UHJDUGOHVV?RI?ZKHWKHU?RU?QRW?DOO?OLQHV?FDUU\?PHDQLQJIXO?LQIRUPDWLRQ???%\WH?ODQHV?QRW
DFWXDOO\?WUDQVIHUULQJ?GDWD?DUH?VWLOO?UHTXLUHG?WR?EH?GULYHQ?ZLWK?VWDEOH??DOEHLW?PHDQLQJOHVV?
GDWD?DQG?DUH?LQFOXGHG?LQ?WKH?SDULW\?FDOFXODWLRQ???’XULQJ?FRQILJXUDWLRQ??6SHFLDO?&\FOH?RU
,QWHUUXSW?$FNQRZOHGJH?WUDQVDFWLRQV?VRPH??RU?DOO??DGGUHVV?OLQHV?DUH?QRW?GHILQHG?EXW?DUH
UHTXLUHG?WR?EH?GULYHQ?WR?VWDEOH?YDOXHV?DQG?DUH?LQFOXGHG?LQ?WKH?SDULW\?FDOFXODWLRQ?
3DULW\?LV?JHQHUDWHG?DFFRUGLQJ?WR?WKH?IROORZLQJ?UXOHV?
• 3DULW\?LV?FDOFXODWHG?WKH?VDPH?RQ?DOO?3&,?WUDQVDFWLRQV?UHJDUGOHVV?RI?WKH?W\SH?RU?IRUP?
• 7KH?QXPEHU?RI????V?RQ? AD[31::00] ?? C/BE[3::0]# ??DQG? PAR ?HTXDOV?DQ?HYHQ
QXPEHU?
• 3DULW\?JHQHUDWLRQ?LV?QRW?RSWLRQDO??LW?PXVW?EH?GRQH?E\?DOO?3&,?FRPSOLDQW?GHYLFHV?
2Q?DQ\?JLYHQ?EXV?SKDVH?? PAR ?LV?GULYHQ?E\?WKH?DJHQW?WKDW?GULYHV? AD[31::00] ?DQG?ODJV
WKH?FRUUHVSRQGLQJ?DGGUHVV?RU?GDWD?E\?RQH?FORFN???)LJXUH??????LOOXVWUDWHV?ERWK?UHDG?DQG
ZULWH?WUDQVDFWLRQV?ZLWK?SDULW\???7KH?PDVWHU?GULYHV? PAR ?IRU?WKH?DGGUHVV?SKDVHV?RQ?FORFNV
??DQG?????7KH?WDUJHW?GULYHV? PAR ?IRU?WKH?GDWD?SKDVH?RQ?WKH?UHDG?WUDQVDFWLRQ??FORFN????DQG
WKH?PDVWHU?GULYHV? PAR ?IRU?WKH?GDWD?SKDVH?RQ?WKH?ZULWH?WUDQVDFWLRQ??FORFN??????1RWH?
2WKHU?WKDQ?WKH?RQH?FORFN?ODJ?? PAR ?EHKDYHV?H[DFWO\?OLNH? AD[31::00] ?LQFOXGLQJ?ZDLW
VWDWHV?DQG?WXUQDURXQG?F\FOHV?
FRAME#
CLK
AD
ADDRESS
1 2 3 4 5 6 7 8 9
DATA ADDRESS DATA
PAR
PERR#
)LJXUH????????3DULW\?2SHUDWLRQ
Revision 2.2
95
3.7.2. Parity Checking
3DULW\?PXVW?EH?FKHFNHG?WR?GHWHUPLQH?LI?WKH?PDVWHU?VXFFHVVIXOO\?DGGUHVVHG?WKH?GHVLUHG
WDUJHW?DQG?LI?GDWD?WUDQVIHUUHG?FRUUHFWO\???$OO?GHYLFHV?DUH?UHTXLUHG?WR?FKHFN?SDULW\??H[FHSW
GHYLFHV?LQ?WKH?IROORZLQJ?WZR?FODVVHV?IRU?ZKLFK?SDULW\?FKHFNLQJ?LV?RSWLRQDO?
• ’HYLFHV?WKDW?DUH?GHVLJQHG?H[FOXVLYHO\?IRU?XVH?RQ?WKH?PRWKHUERDUG?RU?SODQDU??H?J???FKLS
VHWV???6\VWHP?YHQGRUV?KDYH?FRQWURO?RYHU?WKH?XVH?RI?WKHVH?GHYLFHV?VLQFH?WKH\?ZLOO?QHYHU
DSSHDU?RQ?H[SDQVLRQ?ERDUGV?
• ’HYLFHV?WKDW?QHYHU?GHDO?ZLWK?RU?FRQWDLQ?RU?DFFHVV?DQ\?GDWD?WKDW?UHSUHVHQWV?SHUPDQHQW
RU?UHVLGXDO?V\VWHP?RU?DSSOLFDWLRQ?VWDWH??H?J???KXPDQ?LQWHUIDFH?DQG?YLGHR?DXGLR
GHYLFHV???7KHVH?GHYLFHV?RQO\?WRXFK?GDWD?WKDW?LV?D?WHPSRUDU\?UHSUHVHQWDWLRQ??H?J??
SL[HOV??RI?SHUPDQHQW?RU?UHVLGXDO?V\VWHP?RU?DSSOLFDWLRQ?VWDWH???7KHUHIRUH??WKH\?DUH?QRW
SURQH?WR?FUHDWH?V\VWHP?LQWHJULW\?SUREOHPV?LQ?WKH?HYHQW?RI?XQGHWHFWHG?IDLOXUH?
3.7.3. Address Parity Errors
$?GHYLFH?LV?VDLG?WR?KDYH?GHWHFWHG?DQ?DGGUHVV?SDULW\?HUURU?LI?WKH?GHYLFH¶V?SDULW\?FKHFNLQJ
ORJLF?GHWHFWV?DQ?HUURU?LQ?D?VLQJOH?DGGUHVV?F\FOH?RU?HLWKHU?DGGUHVV?SKDVH?RI?D?GXDO?DGGUHVV
F\FOH?
• ,I?D?GHYLFH?GHWHFWV?DQ?DGGUHVV?SDULW\?HUURU??LQ?VRPH?FDVHV??LW?ZLOO?DVVHUW?SERR#??UHIHU
WR?6HFWLRQ????????????DQG?LQ?DOO?FDVHV?LW?ZLOO?VHW?WKH?’HWHFWHG?3DULW\?(UURU?ELW??6WDWXV
UHJLVWHU??ELW??????UHIHU?WR?6HFWLRQ???????????
,I?D?GHYLFH?GHWHFWV?DQ?DGGUHVV?SDULW\?HUURU??DQG?WKH?GHYLFH¶V?3DULW\?(UURU?5HVSRQVH?ELW
?&RPPDQG?UHJLVWHU??ELW????LV?VHW??DQG?WKH?GHYLFH¶V?DGGUHVV?GHFRGHU?LQGLFDWHV?WKDW?WKH
GHYLFH?LV?VHOHFWHG??WKH?GHYLFH?PXVW?GR?RQH?RI?WKH?IROORZLQJ?
• FODLP?WKH?WUDQVDFWLRQ?DQG?WHUPLQDWH?LW?DV?LI?WKHUH?ZDV?QR?DGGUHVV?FRPPDQG?HUURU?
• FODLP?WKH?WUDQVDFWLRQ?DQG?WHUPLQDWH?ZLWK?7DUJHW?$ERUW?
• QRW?FODLP?WKH?WUDQVDFWLRQ?DQG?OHW?LW?WHUPLQDWH?ZLWK?0DVWHU?$ERUW?
$Q?HUURU?LQ?WKH?DGGUHVV?SKDVH?RI?D?WUDQVDFWLRQ?PD\?DIIHFW?DQ\?RU?DOO?RI?WKH?DGGUHVV?ELWV?
WKH?FRPPDQG?ELWV??DQG?WKH?SDULW\?ELW???6LQFH?GHYLFHV?PRQLWRULQJ?WKH?WUDQVDFWLRQ?FDQQRW
GHWHUPLQH?ZKLFK?ELWV?DUH?DFWXDOO\?LQ?HUURU??XVH?RI?D?WUDQVDFWLRQ?WKDW?FRQWDLQHG?DQ?DGGUHVV
SDULW\?HUURU?PD\?FDXVH?XQSUHGLFWDEOH?UHVXOWV?
7KH?WDUJHW?LV?QRW?DOORZHG?WR?FODLP?D?WUDQVDFWLRQ?DQG?WHUPLQDWH?LW?ZLWK?5HWU\?VROHO\
EHFDXVH?RI?DQ?DGGUHVV?SDULW\?HUURU?RU?D?ZULWH ?? ?GDWD?SDULW\?HUURU???+RZHYHU??WKH?RFFXUUHQFH
RI?D?SDULW\?HUURU?GRHV?QRW?SUHYHQW?WKH?WDUJHW?IURP?WHUPLQDWLQJ?WKH?WUDQVDFWLRQ?ZLWK?5HWU\
IRU?RWKHU?UHDVRQV?
3.7.4. Error Reporting
3&,?SURYLGHV?IRU?WKH?GHWHFWLRQ?DQG?VLJQDOLQJ?RI?WZR?NLQGV?RI?HUURUV??GDWD?SDULW\?HUURUV?DQG
RWKHU?V\VWHP?HUURUV???,W?LV?LQWHQGHG?WKDW?GDWD?SDULW\?HUURUV?EH?UHSRUWHG?XS?WKURXJK?WKH
DFFHVV?DQG?GHYLFH?GULYHU?FKDLQ?ZKHQHYHU?SRVVLEOH???7KLV?HUURU?UHSRUWLQJ?FKDLQ?IURP?WDUJHW
21 Targets check data parity only on write transactions.
Revision 2.2
96
WR?EXV?PDVWHU?WR?GHYLFH?GULYHU?WR?GHYLFH?PDQDJHU?WR?RSHUDWLQJ?V\VWHP?LV?LQWHQGHG?WR?DOORZ
HUURU?UHFRYHU\?RSWLRQV?WR?EH?LPSOHPHQWHG?DW?DQ\?OHYHO???6LQFH?LW?LV?JHQHUDOO\?QRW?SRVVLEOH
WR?DVVRFLDWH?V\VWHP?HUURUV?ZLWK?D?VSHFLILF?DFFHVV?FKDLQ??WKH\?DUH?UHSRUWHG?YLD?D?VHSDUDWH
V\VWHP?HUURU?VLJQDO??UHIHU?WR?6HFWLRQ???????????
3&,?GHYLFHV?DUH?HQDEOHG?WR?UHSRUW?GDWD?SDULW\?HUURUV?E\?WKH?3DULW\?(UURU?5HVSRQVH?ELW??ELW
??RI?WKH?&RPPDQG?UHJLVWHU????7KLV?ELW?LV?UHTXLUHG?LQ?DOO?GHYLFHV?H[FHSW?WKRVH?QRW?UHTXLUHG
WR?FKHFN?SDULW\??UHIHU?WR?6HFWLRQ???????????,I?WKH?3DULW\?(UURU?5HVSRQVH?ELW?LV?VHW??GHYLFHV
PXVW?UHVSRQG?WR?DQG?UHSRUW?GDWD?SDULW\?HUURUV?IRU?DOO?EXV?RSHUDWLRQV??H[FHSW?WKRVH?WKDW
RFFXU?GXULQJ?D?6SHFLDO?&\FOH?WUDQVDFWLRQ????,I?WKH?3DULW\?(UURU?5HVSRQVH?ELW?LV?FOHDUHG??DQ
DJHQW?WKDW?GHWHFWV?D?GDWD?SDULW\?HUURU?PXVW?LJQRUH?WKH?HUURU?DQG?FRPSOHWH?WKH?WUDQVDFWLRQ
DV?WKRXJK?SDULW\?ZDV?FRUUHFW???,Q?WKLV?FDVH??QR?VSHFLDO?KDQGOLQJ?RI?WKH?GDWD?SDULW\?HUURU?FDQ
RFFXU?
7ZR?VLJQDOV??SLQV??DQG?WZR?VWDWXV?ELWV?DUH?XVHG?LQ?WKH?3&,?HUURU?UHSRUWLQJ?VFKHPH???(DFK
ZLOO?EH?GLVFXVVHG?VHSDUDWHO\?
3.7.4.1. Data Parity Error Signaling on PERR#
PERR# LV?XVHG?IRU?VLJQDOLQJ?GDWD?SDULW\?HUURUV?RQ?DOO?WUDQVDFWLRQV?H[FHSW?6SHFLDO?&\FOH
WUDQVDFWLRQV???’DWD?SDULW\?HUURUV?WKDW?RFFXU?GXULQJ?D?6SHFLDO?&\FOH?WUDQVDFWLRQ?DUH
UHSRUWHG?RQ? SERR# ?DV?GHVFULEHG?LQ?6HFWLRQ??????????? PERR# ?LV?UHTXLUHG?IRU?DOO?GHYLFHV
H[FHSW?WKRVH?QRW?UHTXLUHG?WR?FKHFN?SDULW\??UHIHU?WR?6HFWLRQ?????????
,I?SDULW\?HUURU?UHVSRQVH?LV?HQDEOHG??ELW???RI?WKH?&RPPDQG?UHJLVWHU?LV?VHW??DQG?D?GDWD?SDULW\
HUURU?LV?GHWHFWHG?E\?D?PDVWHU?GXULQJ?D?UHDG?WUDQVDFWLRQ??WKH?PDVWHU?PXVW?DVVHUW? PERR# ?
,I?SDULW\?HUURU?UHVSRQVH?LV?HQDEOHG??ELW???RI?WKH?&RPPDQG?UHJLVWHU?LV?VHW??DQG?D?GDWD?SDULW\
HUURU?LV?GHWHFWHG?E\?D?WDUJHW?GXULQJ?D?ZULWH?WUDQVDFWLRQ??WKH?WDUJHW?PXVW?DVVHUW? PERR# ?
0DVWHUV?XVH?WKLV?LQIRUPDWLRQ?WR?UHFRUG?WKH?RFFXUUHQFH?RI?WKH?HUURU?IRU?WKH?GHYLFH?GULYHU?
PERR# ?LV?ERWK?DQ?LQSXW?DQG?RXWSXW?VLJQDO?IRU?D?PDVWHU?DQG?RQO\?DQ?RXWSXW?VLJQDO?IRU?D
WDUJHW?
$?GHYLFH?DVVHUWLQJ? PERR# ?PXVW?GR?VR?WZR?FORFNV?DIWHU?WKH?FRPSOHWLRQ?RI?D?GDWD?SKDVH
LQ?ZKLFK?DQ?HUURU?RFFXUV??DV?VKRZQ?LQ?)LJXUH????????,I?WKH?UHFHLYLQJ?DJHQW?LQVHUWV?ZDLW
VWDWHV??WKDW?DJHQW?LV?SHUPLWWHG?WR?DVVHUW? PERR# ?DV?VRRQ?DV?D?GDWD?SDULW\?HUURU?LV?GHWHFWHG?
,Q?RWKHU?ZRUGV??LI?WKH?WDUJHW?LV?LQVHUWLQJ?ZDLW?VWDWHV?GXULQJ?D?ZULWH?WUDQVDFWLRQ??WKH?WDUJHW?LV
SHUPLWWHG?WR?DVVHUW? PERR# ?WZR?FORFNV?DIWHU?GDWD?LV?YDOLG?? IRDY# ?DVVHUWHG??EXW?EHIRUH
WKH?GDWD?WUDQVIHUV?? TRDY# ?LV?DOVR?DVVHUWHG????,I?WKH?PDVWHU?LV?LQVHUWLQJ?ZDLW?VWDWHV?GXULQJ
D?UHDG?WUDQVDFWLRQ??WKH?PDVWHU?LV?SHUPLWWHG?WR?DVVHUW? PERR# ?WZR?FORFNV?DIWHU?GDWD?LV
YDOLG?? TRDY# ?LV?DVVHUWHG??EXW?EHIRUH?WKH?GDWD?WUDQVIHUV?? IRDY# ?LV?DOVR?DVVHUWHG????2QFH
PERR# ?LV?DVVHUWHG??LW?PXVW?UHPDLQ?DVVHUWHG?XQWLO?WZR?FORFNV?IROORZLQJ?WKH?FRPSOHWLRQ
RI?WKH?GDWD?SKDVH?? IRDY# ?DQG? TRDY# ?ERWK?DVVHUWHG????1RWH?WKDW?WKH?PDVWHU?LV?UHTXLUHG
WR?SURYLGH?YDOLG?E\WH?HQDEOHV?GXULQJ?HYHU\?FORFN?F\FOH?RI?HYHU\?GDWD?SKDVH?IRU?ERWK?UHDG
DQG?ZULWH?WUDQVDFWLRQV?LQGHSHQGHQW?RI? IRDY# ?
,I?D?PDVWHU?DVVHUWV? PERR# ?SULRU?WR?FRPSOHWLRQ?RI?D?UHDG?GDWD?SKDVH??LW?PXVW?HYHQWXDOO\
DVVHUW? IRDY# ?WR?FRPSOHWH?WKH?GDWD?SKDVH???,I?D?WDUJHW?DVVHUWV? PERR# ?SULRU?WR
FRPSOHWLRQ?RI?D?ZULWH?GDWD?SKDVH??LW?PXVW?HYHQWXDOO\?DVVHUW? TRDY# ?WR?FRPSOHWH?WKH?GDWD
SKDVH???7KH?WDUJHW?FDQQRW?WHUPLQDWH?WKH?GDWD?SKDVH?E\?VLJQDOLQJ?5HWU\??’LVFRQQHFW
ZLWKRXW?GDWD??RU?7DUJHW?$ERUW?DIWHU?VLJQDOLQJ? PERR# ???$?PDVWHU?NQRZV?D?GDWD?SDULW\
HUURU?RFFXUUHG?RQ?D?ZULWH?GDWD?SKDVH?DQ\WLPH? PERR# ?LV?DVVHUWHG??ZKLFK?PD\?EH?SULRU?WR
WKH?FRPSOHWLRQ?RI?WKH?GDWD?SKDVH???%XW?WKH?PDVWHU?RQO\?NQRZV?WKH?GDWD?SKDVH?ZDV?HUURU
IUHH?WZR?FORFNV?IROORZLQJ?WKH?FRPSOHWLRQ?RI?WKH?GDWD?SKDVH?
Revision 2.2
97
%RWK?PDVWHUV?DQG?WDUJHWV?DUH?SHUPLWWHG?HLWKHU?WR?FRQWLQXH?D?EXUVW?WUDQVDFWLRQ?RU?VWRS?LW
DIWHU?GHWHFWLQJ?D?GDWD?SDULW\?HUURU???’XULQJ?D?EXUVW?WUDQVDFWLRQ?LQ?ZKLFK?PXOWLSOH?GDWD
SKDVHV?DUH?FRPSOHWHG?ZLWKRXW?LQWHUYHQLQJ?ZDLW?VWDWHV?? PERR# ?ZLOO?EH?TXDOLILHG?RQ
PXOWLSOH?FRQVHFXWLYH?FORFNV?DFFRUGLQJO\?DQG?PD\?EH?DVVHUWHG?LQ?DQ\?RU?DOO?RI?WKHP?
PERR# ?LV?D?VXVWDLQHG?WUL?VWDWH?VLJQDO?WKDW?LV?EXVHG?WR?DOO?3&,?DJHQWV???,W?PXVW?EH?DFWLYHO\
GULYHQ?WR?WKH?FRUUHFW?YDOXH?RQ?HDFK?TXDOLILHG?FORFN?HGJH?E\?WKH?DJHQW?UHFHLYLQJ?WKH?GDWD?
$W?WKH?HQG?RI?HDFK?EXV?RSHUDWLRQ?? PERR# ?PXVW?DFWLYHO\?EH?GULYHQ?KLJK?IRU?RQH?FORFN
SHULRG?E\?WKH?DJHQW?UHFHLYLQJ?GDWD??VWDUWLQJ?WZR?FORFNV?DIWHU?WKH?AD?EXV?WXUQDURXQG?F\FOH
?H?J???FORFN???LQ?)LJXUH?????????7KH? PERR# ?WXUQDURXQG?F\FOH?RFFXUV?RQH?FORFN?ODWHU
?FORFN???LQ?)LJXUH????????? PERR# ?FDQQRW?EH?GULYHQ??HQDEOHG??IRU?WKH?FXUUHQW?WUDQVDFWLRQ
XQWLO?DW?OHDVW?WKUHH?FORFNV?DIWHU?WKH?DGGUHVV?SKDVH??ZKLFK?LV?RQH?FORFN?ORQJ?IRU?VLQJOH
DGGUHVV?F\FOHV?DQG?WZR?FORFNV?ORQJ?IRU?GXDO?DGGUHVV?F\FOHV????1RWH?WKDW?WKH?WDUJHW?RI?D
ZULWH?WUDQVDFWLRQ?PXVW?QRW?GULYH?DQ\?VLJQDO?XQWLO?DIWHU?DVVHUWLQJ? DEVSEL# ??IRU
H[DPSOH??IRU?GHFRGH?VSHHG?‡VORZ·?WKH?WDUJHW?PXVW?QRW?GULYH? PERR# ?XQWLO?IRXU?FORFNV
DIWHU?WKH?DGGUHVV?SKDVH?
3.7.4.2. Other Error Signaling on SERR#
,I?D?GHYLFH?LV?HQDEOHG?WR?DVVHUW?SERR#??L?H???6(55??(QDEOH??ELW???RI?WKH?&RPPDQG
UHJLVWHU??LV?VHW???DQG?WKH?GHYLFH¶V?3DULW\?(UURU?5HVSRQVH?ELW??&RPPDQG?UHJLVWHU??ELW????LV
VHW??WKH?GHYLFH?PXVW?DVVHUW? SERR# ?LI?DQ\?RI?WKH?IROORZLQJ?FRQGLWLRQV?RFFXUV?
• 7KH?GHYLFH¶V?SDULW\?FKHFNLQJ?ORJLF?GHWHFWV?DQ?HUURU?LQ?D?VLQJOH?DGGUHVV?F\FOH?RU?HLWKHU
DGGUHVV?SKDVH?RI?D?GXDO?DGGUHVV?F\FOH??UHJDUGOHVV?RI?WKH?LQWHQGHG?WDUJHW??
• 7KH?GHYLFH?PRQLWRUV?6SHFLDO?&\FOH?WUDQVDFWLRQV??DQG?WKH?6SHFLDO?&\FOHV?ELW
?&RPPDQG?UHJLVWHU??ELW????LV?VHW??DQG?WKH?GHYLFH¶V?SDULW\?FKHFNLQJ?ORJLF?GHWHFWV?D?GDWD
SDULW\?HUURU?
• 7KH?GHYLFH?LV?WKH?PDVWHU?RI?D?0HVVDJH?6LJQDOHG?,QWHUUXSW?DQG?WKH?WUDQVDFWLRQ
FRPSHWHV?ZLWK?0DVWHU?$ERUW?RU?7DUJHW?$ERUW?RU?WKH?WDUJHW?DVVHUWV?PERR#??UHIHU?WR
6HFWLRQ???????????
SERR# ?PD\?RSWLRQDOO\?EH?XVHG?WR?UHSRUW?RWKHU?LQWHUQDO?HUURUV?WKDW?PLJKW?MHRSDUGL]H
V\VWHP?RU?GDWD?LQWHJULW\???,W?PXVW?EH?DVVXPHG??KRZHYHU??WKDW?VLJQDOLQJ?RQ? SERR# ?ZLOO
JHQHUDWH?D?FULWLFDO?V\VWHP?LQWHUUXSW??H?J???10,?RU?0DFKLQH?&KHFN??DQG?LV??WKHUHIRUH??IDWDO?
&RQVHTXHQWO\??FDUH?VKRXOG?EH?WDNHQ?LQ?XVLQJ? SERR# ?WR?UHSRUW?QRQ?SDULW\?RU?V\VWHP
HUURUV?
SERR# ?LV?UHTXLUHG?IRU?DOO?GHYLFHV?H[FHSW?WKRVH?QRW?UHTXLUHG?WR?FKHFN?SDULW\??UHIHU?WR
6HFWLRQ??????????? SERR# ?LV?DQ?RSHQ?GUDLQ?VLJQDO?WKDW?LV?ZLUH?25HG?ZLWK?DOO?RWKHU?3&,
DJHQWV?DQG??WKHUHIRUH??PD\?EH?VLPXOWDQHRXVO\?GULYHQ?E\?PXOWLSOH?DJHQWV???$Q?DJHQW
UHSRUWLQJ?DQ?HUURU?RQ? SERR# ?GULYHV?LW?DFWLYH?IRU?D?VLQJOH?FORFN?DQG?WKHQ?WUL?VWDWHV?LW?
?5HIHU?WR?6HFWLRQ????????IRU?PRUH?GHWDLOV????6LQFH?RSHQ?GUDLQ?VLJQDOLQJ?FDQQRW?JXDUDQWHH
VWDEOH?VLJQDOV?RQ?HYHU\?ULVLQJ?FORFN?HGJH??RQFH? SERR# ?LV?DVVHUWHG?LWV?ORJLFDO?YDOXH?PXVW
EH?DVVXPHG?WR?EH?LQGHWHUPLQDWH?XQWLO?WKH?VLJQDO?LV?VDPSOHG?LQ?WKH?GHDVVHUWHG?VWDWH?RQ?DW
OHDVW?WZR?VXFFHVVLYH?ULVLQJ?FORFN?HGJHV?
Revision 2.2
98
3.7.4.3. Master Data Parity Error Status Bit
7KH?0DVWHU?’DWD?3DULW\?(UURU?ELW??6WDWXV?UHJLVWHU??ELW????PXVW?EH?VHW?E\?WKH?PDVWHU?LI?LWV
3DULW\?(UURU?5HVSRQVH?ELW??&RPPDQG?UHJLVWHU??ELW????LV?VHW?DQG?HLWKHU?RI?WKH?IROORZLQJ?WZR
FRQGLWLRQV?RFFXUV?
• 7KH?PDVWHU?GHWHFWV?D?GDWD?SDULW\?HUURU?RQ?D?UHDG?WUDQVDFWLRQ?
• 7KH?PDVWHU?VDPSOHV? PERR# ?DVVHUWHG?RQ?D?ZULWH?WUDQVDFWLRQ?
,I?WKH?3DULW\?(UURU?5HVSRQVH?ELW?LV?FOHDUHG??WKH?PDVWHU?PXVW?QRW?VHW?WKH?0DVWHU?’DWD?3DULW\
(UURU?ELW??HYHQ?LI?WKH?PDVWHU?GHWHFWV?D?SDULW\?HUURU?RU?WKH?WDUJHW?DVVHUWV? PERR# ?
7DUJHWV?QHYHU?VHW?WKH?0DVWHU?’DWD?3DULW\?(UURU?ELW?
3.7.4.4. Detected Parity Error Status Bit
7KH?’HWHFWHG?3DULW\?(UURU?ELW??6WDWXV?UHJLVWHU??ELW?????PXVW?EH?VHW?E\?D?GHYLFH?ZKHQHYHU
LWV?SDULW\?FKHFNLQJ?ORJLF?GHWHFWV?D?SDULW\?HUURU??UHJDUGOHVV?RI?WKH?VWDWH?WKH?3DULW\?(UURU
5HVSRQVH?ELW??ELW???RI?WKH?FRPPDQG?UHJLVWHU????7KH?’HWHFWHG?3DULW\?(UURU?ELW?LV?UHTXLUHG
WR?EH?VHW?E\?WKH?GHYLFH?ZKHQ?DQ\?RI?WKH?IROORZLQJ?FRQGLWLRQV?RFFXUV?
• 7KH?GHYLFH¶V?SDULW\?FKHFNLQJ?ORJLF?GHWHFWV?DQ?HUURU?LQ?D?VLQJOH?DGGUHVV?F\FOH?RU?HLWKHU
DGGUHVV?SKDVH?RI?D?GXDO?DGGUHVV?F\FOH?
• 7KH?GHYLFH¶V?SDULW\?FKHFNLQJ?ORJLF?GHWHFWV?D?GDWD?SDULW\?HUURU?DQG?WKH?GHYLFH?LV?WKH
WDUJHW?RI?D?ZULWH?WUDQVDFWLRQ?
• 7KH?GHYLFH¶V?SDULW\?FKHFNLQJ?ORJLF?GHWHFWV?D?GDWD?SDULW\?HUURU?DQG?WKH?GHYLFH?LV?WKH
PDVWHU?RI?D?UHDG?WUDQVDFWLRQ?
3.7.5. Delayed Transactions and Data Parity Errors
7KLV?VHFWLRQ?SUHVHQWV?DGGLWLRQDO?UHTXLUHPHQWV?IRU?HUURU?KDQGOLQJ?WKDW?DUH?XQLTXH?WR?D
WDUJHW?FRPSOHWLQJ?D?WUDQVDFWLRQ?DV?D?’HOD\HG?7UDQVDFWLRQ???’DWD?SDULW\?HUURU?UHTXLUHPHQWV
SUHVHQWHG?LQ?SUHYLRXV?VHFWLRQV?DSSO\?WR?’HOD\HG?7UDQVDFWLRQV?DV?ZHOO?
$?GDWD?SDULW\?HUURU?FDQ?RFFXU?GXULQJ?DQ\?RI?WKH?WKUHH?VWHSV?RI?D?’HOD\HG?7UDQVDFWLRQ??WKH
PDVWHU?UHTXHVW?VWHS??WKH?WDUJHW?FRPSOHWLRQ?VWHS??RU?WKH?PDVWHU?FRPSOHWLRQ?VWHS??UHIHU?WR
6HFWLRQ???????????????7KH?UHTXLUHPHQWV?IRU?KDQGOLQJ?WKH?HUURU?YDU\?GHSHQGLQJ?XSRQ?WKH
VWHS?LQ?ZKLFK?WKH?HUURU?RFFXUUHG???(UURUV?WKDW?RFFXU?GXULQJ?WKH?WDUJHW?FRPSOHWLRQ?SKDVH
DUH?VSHFLILF?WR?WKH?WDUJHW?GHYLFH?DQG?DUH?KDQGOHG?LQ?D?GHYLFH?VSHFLILF?PDQQHU??QRW
VSHFLILHG?KHUH?? ??? ??’HYLFH?EHKDYLRU?IRU?HUURUV?WKDW?RFFXU?GXULQJ?WKH?PDVWHU?UHTXHVW?VWHS?RU
PDVWHU?FRPSOHWLRQ?VWHS?GHSHQG?XSRQ?ZKHWKHU?WKH?’HOD\HG?7UDQVDFWLRQ?LV?D?UHDG ?? ?RU?D
ZULWH ?? ?WUDQVDFWLRQ?
22 If the actual target resides on a PCI bus segment generated by a PCI-to-PCI bridge, the target completion
phase occurs across a PCI bus segment. In this case, the PCI-to-PCI Bridge Architecture Specification
details additional requirements for error handling during the target completion phase of a read Delayed
Transaction.
23 Memory Read, Memory Read Line, Memory Read Multiple, Configuration Read, I/O Read, or Interrupt
Acknowledge.
24 Configuration Write or I/O Write, but never Memory Write and Invalidate or Memory Write.
Revision 2.2
99
’XULQJ?D?UHDG?WUDQVDFWLRQ??WKH?WDUJHW?GHYLFH?VRXUFHV?WKH?GDWD??DQG?SDULW\?LV?QRW?YDOLG?XQWLO
TRDY# ?LV?DVVHUWHG???7KHUHIRUH??D?GDWD?SDULW\?HUURU?FDQQRW?RFFXU?GXULQJ?WKH?PDVWHU
UHTXHVW?SKDVH?RU?DQ\?VXEVHTXHQW?UHDWWHPSW?E\?WKH?PDVWHU?WKDW?LV?WHUPLQDWHG?ZLWK?5HWU\?
’XULQJ?WKH?PDVWHU?FRPSOHWLRQ?VWHS?RI?UHDG?WUDQVDFWLRQ??WKH?WDUJHW?VRXUFHV?GDWD?DQG?GDWD
SDULW\?DQG?WKH?PDVWHU?FKHFNV?SDULW\?DQG?FRQGLWLRQDOO\?DVVHUWV? PERR# ?DV?IRU?DQ\?RWKHU
?QRW?GHOD\HG??WUDQVDFWLRQ??UHIHU?WR?6HFWLRQ?????????
’XULQJ?D?ZULWH?WUDQVDFWLRQ??WKH?PDVWHU?VRXUFHV?WKH?ZULWH?GDWD?DQG?PXVW?DVVHUW? IRDY#
ZKHQ?WKH?GDWD?LV?YDOLG?LQGHSHQGHQW?RI?WKH?UHVSRQVH?E\?WKH?WDUJHW?GHYLFH??UHIHU?WR
6HFWLRQ???????????7KHUHIRUH??D?GDWD?SDULW\?HUURU?PD\?RFFXU?ERWK?LQ?WKH?PDVWHU?UHTXHVW?DQG
WKH?PDVWHU?FRPSOHWLRQ?VWHSV???,Q?DGGLWLRQ??LW?LV?SRVVLEOH?IRU?D?GDWD?SDULW\?HUURU?WR?EH?HLWKHU
FRQVWDQW??L?H???WKH?VDPH?HUURU?RFFXUV?HDFK?WLPH?WKH?PDVWHU?UHSHDWV?WKH?WUDQVDFWLRQ??RU
WUDQVLHQW??L?H???WKH?HUURU?RFFXUV?RQ?VRPH?EXW?QRW?RWKHU?UHSHWLWLRQV?RI?WKH?WUDQVDFWLRQ?E\?WKH
PDVWHU????7KH?GDWD?SDULW\?HUURU?UHSRUWLQJ?PHWKRGV?IRU?ZULWH?’HOD\HG?7UDQVDFWLRQV
GHVFULEHG?LQ?WKH?IROORZLQJ?VHFWLRQV?DUH?GHVLJQHG?WR?GHWHFW?DQG?UHSRUW?ERWK?FRQVWDQW?DQG
WUDQVLHQW?GDWD?SDULW\?HUURUV??DQG?WR?SUHYHQW?WUDQVLHQW?GDWD?SDULW\?HUURUV?IURP?FDXVLQJ?D
GHDGORFN?FRQGLWLRQ?
,I?D?WDUJHW?GHWHFWV?D?GDWD?SDULW\?HUURU?RQ?D?ZULWH?WUDQVDFWLRQ?WKDW?ZRXOG?RWKHUZLVH?KDYH
EHHQ?KDQGOHG?DV?D?’HOD\HG?7UDQVDFWLRQ??WKH?WDUJHW?LV?UHTXLUHG?WR?GR?WKH?IROORZLQJ?
??? &RPSOHWH?WKH?GDWD?SKDVH?LQ?ZKLFK?WKH?HUURU?RFFXUUHG?E\?DVVHUWLQJ? TRDY# ???,I?WKH
PDVWHU?LV?DWWHPSWLQJ?D?EXUVW??WKH?WDUJHW?PXVW?DOVR?DVVHUW?STOP#?
??? 5HSRUW?WKH?HUURU?DV?GHVFULEHG?LQ?6HFWLRQ?????????
??? ’LVFDUG?WKH?WUDQVDFWLRQ???1R?’HOD\HG?:ULWH?5HTXHVW?LV?HQTXHXHG??DQG?QR?’HOD\HG
:ULWH?&RPSOHWLRQ?LV?UHWLUHG?
,I?WKH?WDUJHW?GHWHFWV?D?GDWD?SDULW\?HUURU?GXULQJ?WKH?LQLWLDO?UHTXHVW?SKDVH?RI?D?’HOD\HG?:ULWH
7UDQVDFWLRQ??QR?’HOD\HG?5HTXHVW?LV?HYHU?HQTXHXHG?
,I?WKH?WDUJHW?HQTXHXHV?D?JRRG?’HOD\HG?:ULWH?5HTXHVW?DQG?ODWHU?GHWHFWV?D?GDWD?SDULW\?HUURU
GXULQJ?D?VXEVHTXHQW?UHSHWLWLRQ?RI?WKH?WUDQVDFWLRQ??WKH?WDUJHW?GRHV?QRW?UHWLUH?DQ\?’HOD\HG
:ULWH?&RPSOHWLRQV??HYHQ?LI?WKH?WUDQVDFWLRQ?DSSHDUV?WR?PDWFK?RQH?SUHYLRXVO\?HQTXHXHG?
?,W?LV?LPSRVVLEOH?WR?GHWHUPLQH?ZKHWKHU?WKH?WUDQVDFWLRQ?UHDOO\?PDWFKHV?D?SUHYLRXVO\
HQTXHXHG?RQH??VLQFH?DQ?HUURU?LV?SUHVHQW????7KLV?FDXVHV?WKH?WDUJHW?WR?KDYH?DQ?RUSKDQ
’HOD\HG?:ULWH?&RPSOHWLRQ??EHFDXVH?WKH?PDVWHU?EHOLHYHV?WKH?WUDQVDFWLRQ?KDV?FRPSOHWHG?
EXW?WKH?WDUJHW?LV?ZDLWLQJ?IRU?WKH?RULJLQDO??HUURU?IUHH??UHTXHVW?WR?EH?UHSHDWHG???7KH?RUSKDQ
FRPSOHWLRQ?LV?GLVFDUGHG?ZKHQ?WKH?WDUJHW¶V?’LVFDUG?7LPHU?H[SLUHV??UHIHU?WR
6HFWLRQ???????????????:KLOH?ZDLWLQJ?IRU?WKH?GLVFDUG?WLPHU?WR?H[SLUH??VRPH?WDUJHW
LPSOHPHQWDWLRQV?ZLOO?QRW?EH?DEOH?WR?DFFHSW?D?QHZ?’HOD\HG?7UDQVDFWLRQ??VLQFH?WKH?WDUJHW?LV
QRW?UHTXLUHG?WR?KDQGOH?PXOWLSOH?’HOD\HG?7UDQVDFWLRQV?DW?WKH?VDPH?WLPH???+RZHYHU??VLQFH
WKLV?FRQGLWLRQ?LV?WHPSRUDU\??D?GHDGORFN?FDQQRW?RFFXU???:KLOH?LQ?WKLV?FRQGLWLRQ??WKH?GHYLFH
LV?UHTXLUHG?WR?FRPSOHWH?WUDQVDFWLRQV?WKDW?XVH?PHPRU\?ZULWH ?? ?FRPPDQGV??UHIHU?WR
6HFWLRQ?????????????
3.7.6. Error Recovery
7KH?DFWLRQ?WKDW?D?V\VWHP?WDNHV?DV?D?UHVXOW?RI?WKH?DVVHUWLRQ?RI? SERR# ?LV?QRW?FRQWUROOHG?E\
WKLV?VSHFLILFDWLRQ???7KH?DVVHUWLRQ?RI? SERR# ?E\?D?GHYLFH?LQGLFDWHV?WKDW?WKH?GHYLFH?KDV
HQFRXQWHUHG?DQ?HUURU?IURP?ZKLFK?LW?FDQQRW?UHFRYHU???7KH?V\VWHP?PD\?RSWLRQDOO\?VWRS
25 This includes two commands: Memory Write and Invalidate and Memory Write.
Revision 2.2
100
H[HFXWLRQ?DW?WKDW?SRLQW??LI?LW?GRHV?QRW?KDYH?HQRXJK?LQIRUPDWLRQ?WR?FRQWDLQ?DQG?UHFRYHU
IURP?WKH?HUURU?FRQGLWLRQ?
7KH?3&,?SDULW\?HUURU?VLJQDOV?DQG?VWDWXV?ELWV?DUH?GHVLJQHG?WR?SURYLGH?D?PHWKRG?IRU?GDWD
SDULW\?HUURUV?WR?EH?GHWHFWHG?DQG?UHSRUWHG??LI?HQDEOHG????2Q?D?ZULWH?WUDQVDFWLRQ??WKH?WDUJHW
DOZD\V?VLJQDOV?GDWD?SDULW\?HUURUV?EDFN?WR?WKH?PDVWHU?RQ? PERR# ???2Q?D?UHDG?WUDQVDFWLRQ?
WKH?PDVWHU?DVVHUWV? PERR# ?WR?LQGLFDWH?WR?WKH?V\VWHP?WKDW?DQ?HUURU?ZDV?GHWHFWHG???,Q?ERWK
FDVHV??WKH?PDVWHU?KDV?WKH?DELOLW\?WR?SURPRWH?WKH?HUURU?WR?LWV?GHYLFH?GULYHU?RU?WKH?RSHUDWLQJ
V\VWHP?RU?WR?DWWHPSW?UHFRYHU\?XVLQJ?KDUGZDUH?DQG?RU?VRIWZDUH?PHWKRGV?
7KH?V\VWHP?GHVLJQHU?PD\?HOHFW?WR?UHSRUW?DOO?GDWD?SDULW\?HUURUV?WR?WKH?RSHUDWLQJ?V\VWHP?E\
DVVHUWLQJ? SERR# ?ZKHQ?WKH?FHQWUDO?UHVRXUFH?VDPSOHV? PERR# ?DVVHUWHG???1RWH?WKDW?ZKHQ
WKLV?RSWLRQ?LV?XVHG??UHFRYHU\?LV?QRW?SRVVLEOH?
Implementation Note: Recovery from Data Parity Errors
,W?LV?RSWLRQDO?IRU?3&,?PDVWHUV?DQG?V\VWHPV?WR?DWWHPSW?UHFRYHU\?IURP?GDWD?SDULW\?HUURUV?
7KH?IROORZLQJ?DUH?H[DPSOHV?RI?KRZ?GDWD?SDULW\?HUURU?UHFRYHU\?PD\?EH?DWWHPSWHG?
? 5HFRYHU\?E\?WKH?PDVWHU???,I?WKH?PDVWHU?RI?WKH?WUDQVDFWLRQ?LQ?ZKLFK?WKH?SDULW\?HUURU
ZDV?GHWHFWHG?KDV?VXIILFLHQW?NQRZOHGJH?WKDW?WKH?WUDQVDFWLRQ?FDQ?EH?UHSHDWHG?ZLWKRXW
VLGH?HIIHFWV??WKHQ?WKH?PDVWHU?PD\?VLPSO\?UHSHDW?WKH?WUDQVDFWLRQ???,I?QR?HUURU?RFFXUV?RQ
WKH?UHSHDWHG?WUDQVDFWLRQ??UHSRUWLQJ?RI?WKH?SDULW\?HUURU??WR?WKH?RSHUDWLQJ?V\VWHP?RU
GHYLFH?GULYHU??LV?XQQHFHVVDU\???,I?WKH?HUURU?SHUVLVWV??RU?LI?WKH?PDVWHU?LV?QRW?FDSDEOH?RI
UHFRYHULQJ?IURP?WKH?GDWD?SDULW\?HUURU??WKH?PDVWHU?PXVW?LQIRUP?LWV?GHYLFH?GULYHU???7KLV
FDQ?EH?DFFRPSOLVKHG?E\?JHQHUDWLQJ?DQ?LQWHUUXSW??PRGLI\LQJ?D?VWDWXV?UHJLVWHU??VHWWLQJ?D
IODJ??RU?RWKHU?VXLWDEOH?PHDQV???:KHQ?WKH?PDVWHU?GRHV?QRW?KDYH?D?GHYLFH?GULYHU??LW?PD\
UHSRUW?WKH?HUURU?E\?DVVHUWLQJ? SERR# ?
1RWH???0RVW?GHYLFHV?KDYH?VLGH?HIIHFWV?ZKHQ?DFFHVVHG??DQG??WKHUHIRUH??LW?LV?XQOLNHO\
WKDW?UHFRYHU\?LV?SRVVLEOH?E\?VLPSO\?UHSHDWLQJ?D?WUDQVDFWLRQ???+RZHYHU??LQ?DSSOLFDWLRQV
ZKHUH?WKH?PDVWHU?XQGHUVWDQGV?WKH?EHKDYLRU?RI?WKH?WDUJHW??LW?PD\?EH?SRVVLEOH?WR?UHFRYHU
IURP?WKH?HUURU?E\?UHSHWLWLRQ?RI?WKH?WUDQVDFWLRQ?
? 5HFRYHU\?E\?WKH?GHYLFH?GULYHU???7KH?GHYLFH?GULYHU?PD\?VXSSRUW?DQ?HUURU?UHFRYHU\
PHFKDQLVP?VXFK?WKDW?WKH?GDWD?SDULW\?HUURU?FDQ?EH?FRUUHFWHG???,Q?WKLV?FDVH??WKH
UHSRUWLQJ?RI?WKH?HUURU?WR?WKH?RSHUDWLQJ?V\VWHP?LV?QRW?UHTXLUHG???)RU?H[DPSOH??WKH?GULYHU
PD\?EH?DEOH?WR?UHSHDW?DQ?HQWLUH?EORFN?WUDQVIHU?E\?UHORDGLQJ?WKH?PDVWHU?ZLWK?WKH
WUDQVIHU?VL]H??VRXUFH??DQG?GHVWLQDWLRQ?DGGUHVVHV?RI?WKH?GDWD???,I?QR?HUURU?RFFXUV?RQ?WKH
UHSHDWHG?EORFN?WUDQVIHU??WKHQ?WKH?HUURU?LV?QRW?UHSRUWHG???:KHQ?WKH?GHYLFH?GULYHU?GRHV
QRW?KDYH?VXIILFLHQW?NQRZOHGJH?WKDW?WKH?DFFHVV?FDQ?EH?UHSHDWHG?ZLWKRXW?VLGH?HIIHFWV??LW
PXVW?UHSRUW?WKH?HUURU?WR?WKH?RSHUDWLQJ?V\VWHP?
? 5HFRYHU\??RU?HUURU?KDQGOLQJ??E\?WKH?RSHUDWLQJ?V\VWHP???2QFH?WKH?GDWD?SDULW\?HUURU
KDV?EHHQ?UHSRUWHG?WR?WKH?RSHUDWLQJ?V\VWHP??QR?RWKHU?DJHQW?RU?PHFKDQLVP?FDQ?UHFRYHU
IURP?WKH?HUURU???+RZ?WKH?RSHUDWLQJ?V\VWHP?KDQGOHV?WKH?GDWD?SDULW\?HUURU?LV?RSHUDWLQJ
V\VWHP?GHSHQGHQW?
3.8. 64-Bit Bus Extension
3&,?VXSSRUWV?D?KLJK????ELW?EXV??UHIHUUHG?WR?DV?WKH????ELW?H[WHQVLRQ?WR?WKH?VWDQGDUG?ORZ
???ELW?EXV???7KH????ELW?EXV?SURYLGHV?DGGLWLRQDO?GDWD?EDQGZLGWK?IRU?DJHQWV?WKDW?UHTXLUH?LW?
7KH?KLJK????ELW?H[WHQVLRQ?IRU????ELW?GHYLFHV?QHHGV?DQ?DGGLWLRQDO????VLJQDO?SLQV?
REQ64#??ACK64#??AD[63::32]??C/BE[7::4]#??DQG?PAR64???7KHVH?VLJQDOV?DUH?GHILQHG
LQ?6HFWLRQ????????????ELW?DJHQWV?ZRUN?XQPRGLILHG?ZLWK????ELW?DJHQWV??????ELW?DJHQWV?PXVW
Revision 2.2
101
GHIDXOW?WR????ELW?PRGH?XQOHVV?D????ELW?WUDQVDFWLRQ?LV?QHJRWLDWHG???+HQFH?????ELW
WUDQVDFWLRQV?DUH?WRWDOO\?WUDQVSDUHQW?WR????ELW?GHYLFHV???1RWH??????ELW?DGGUHVVLQJ?GRHV?QRW
UHTXLUH?D????ELW?GDWD?SDWK??UHIHU?WR?6HFWLRQ???????
???ELW?WUDQVDFWLRQV?RQ?3&,?DUH?G\QDPLFDOO\?QHJRWLDWHG??RQFH?SHU?WUDQVDFWLRQ??EHWZHHQ?WKH
PDVWHU?DQG?WDUJHW???7KLV?LV?DFFRPSOLVKHG?E\?WKH?PDVWHU?DVVHUWLQJ?REQ64#?DQG?WKH?WDUJHW
UHVSRQGLQJ?WR?WKH?DVVHUWHG?REQ64#?E\?DVVHUWLQJ?ACK64#???2QFH?D????ELW?WUDQVDFWLRQ?LV
QHJRWLDWHG??LW?KROGV?XQWLO?WKH?HQG?RI?WKH?WUDQVDFWLRQ???ACK64# PXVW?QRW?EH?DVVHUWHG
XQOHVV?REQ64#?ZDV?VDPSOHG?DVVHUWHG?GXULQJ?WKH?VDPH?WUDQVDFWLRQ???REQ64#?DQG
ACK64#?DUH?H[WHUQDOO\?SXOOHG?XS?WR?HQVXUH?SURSHU?EHKDYLRU?ZKHQ?PL[LQJ?????DQG????ELW
DJHQWV???5HIHU?WR?6HFWLRQ????????IRU?WKH?RSHUDWLRQ?RI????ELW?GHYLFHV?LQ?D????ELW?V\VWHP?
’XULQJ?D????ELW?WUDQVDFWLRQ??DOO?3&,?SURWRFRO?DQG?WLPLQJ?UHPDLQ?LQWDFW???2QO\?PHPRU\
WUDQVDFWLRQV?PDNH?VHQVH?ZKHQ?GRLQJ????ELW?GDWD?WUDQVIHUV???,QWHUUXSW?$FNQRZOHGJH?DQG
6SHFLDO?&\FOH ?? ?FRPPDQGV?DUH?EDVLFDOO\????ELW?WUDQVDFWLRQV?DQG?PXVW?QRW?EH?XVHG?ZLWK?D
REQ64#???7KH?EDQGZLGWK?UHTXLUHPHQWV?IRU?,?2?DQG?FRQILJXUDWLRQ?WUDQVDFWLRQV?FDQQRW
MXVWLI\?WKH?DGGHG?FRPSOH[LW\??DQG??WKHUHIRUH??RQO\?PHPRU\?WUDQVDFWLRQV?VXSSRUW????ELW
GDWD?WUDQVIHUV?
$OO?PHPRU\?WUDQVDFWLRQV?DQG?RWKHU?EXV?WUDQVIHUV?RSHUDWH?WKH?VDPH?ZKHWKHU?GDWD?LV
WUDQVIHUUHG????RU????ELWV?DW?D?WLPH??????ELW?DJHQWV?FDQ?WUDQVIHU?IURP?RQH?WR?HLJKW?E\WHV?SHU
GDWD?SKDVH??DQG?DOO?FRPELQDWLRQV?RI?E\WH?HQDEOHV?DUH?OHJDO???$V?LQ????ELW?PRGH??E\WH
HQDEOHV?PD\?FKDQJH?RQ?HYHU\?GDWD?SKDVH???7KH?PDVWHU?LQLWLDWLQJ?D????ELW?GDWD?WUDQVDFWLRQ
PXVW?XVH?D?GRXEOH?’:25’??4XDGZRUG?RU???E\WH??UHIHUHQFHG?DGGUHVV??AD[2]?PXVW?EH
????GXULQJ?WKH?DGGUHVV?SKDVH??
:KHQ?D?PDVWHU?UHTXHVWV?D????ELW?GDWD?WUDQVIHU??REQ64#?DVVHUWHG???WKH?WDUJHW?KDV?WKUHH
EDVLF?UHVSRQVHV?DQG?HDFK?LV?GLVFXVVHG?LQ?WKH?IROORZLQJ?SDUDJUDSKV?
?? &RPSOHWH?WKH?WUDQVDFWLRQ?XVLQJ?WKH????ELW?GDWD?SDWK??ACK64#?DVVHUWHG??
?? &RPSOHWH?WKH?WUDQVDFWLRQ?XVLQJ?WKH????ELW?GDWD?SDWK??ACK64#?GHDVVHUWHG??
?? &RPSOHWH?D?VLQJOH????ELW?GDWD?WUDQVIHU??ACK64#?GHDVVHUWHG??STOP#?DVVHUWHG??
7KH?ILUVW?RSWLRQ?LV?ZKHUH?WKH?WDUJHW?UHVSRQGV?WR?WKH?PDVWHU?WKDW?LW?FDQ?FRPSOHWH?WKH
WUDQVDFWLRQ?XVLQJ?WKH????ELW?GDWD?SDWK?E\?DVVHUWLQJ?ACK64#???7KH?WUDQVDFWLRQ?WKHQ
WUDQVIHUV?GDWD?XVLQJ?WKH?HQWLUH?GDWD?EXV?DQG?XS?WR???E\WHV?FDQ?EH?WUDQVIHUUHG?LQ?HDFK?GDWD
SKDVH???,W?EHKDYHV?OLNH?D????ELW?EXV?H[FHSW?PRUH?GDWD?WUDQVIHUV?HDFK?GDWD?SKDVH?
7KH?VHFRQG?RSWLRQ?RFFXUV?ZKHQ?WKH?WDUJHW?FDQQRW?SHUIRUP?D????ELW?GDWD?WUDQVIHU?WR?WKH
DGGUHVVHG?ORFDWLRQ??LW?PD\?EH?FDSDEOH?LQ?D?GLIIHUHQW?VSDFH????,Q?WKLV?FDVH??WKH?PDVWHU?LV
UHTXLUHG?WR?FRPSOHWH?WKH?WUDQVDFWLRQ?DFWLQJ?DV?D????ELW?PDVWHU?DQG?QRW?DV?D????ELW?PDVWHU?
7KH?PDVWHU?KDV?WZR?RSWLRQV?ZKHQ?WKH?WDUJHW?GRHV?QRW?UHVSRQG?E\?DVVHUWLQJ?ACK64#
ZKHQ?WKH?PDVWHU?DVVHUWV?REQ64#?WR?VWDUW?D?ZULWH?WUDQVDFWLRQ???7KH?ILUVW?RSWLRQ?LV?WKDW?WKH
PDVWHU?TXLWV?GULYLQJ?WKH?XSSHU?AD?OLQHV?DQG?RQO\?SURYLGHV?GDWD?RQ?WKH?ORZHU????AD?OLQHV?
7KH?VHFRQG?RSWLRQ?LV?WKH?PDVWHU?FRQWLQXHV?SUHVHQWLQJ?WKH?IXOO????ELWV?RI?GDWD?RQ?HDFK?HYHQ
’:25’?DGGUHVV?ERXQGDU\???2Q?WKH?RGG?’:25’?DGGUHVV?ERXQGDU\??WKH?PDVWHU?GULYHV
WKH?VDPH?GDWD?RQ?ERWK?WKH?XSSHU?DQG?ORZHU?SRUWLRQV?RI?WKH?EXV?
7KH?WKLUG?DQG?ODVW?RSWLRQ?LV?ZKHUH?WKH?WDUJHW?LV?RQO\????ELWV?DQG?FDQQRW?VXVWDLQ?D?EXUVW?IRU
WKLV?WUDQVDFWLRQ???,Q?WKLV?FDVH??WKH?WDUJHW?GRHV?QRW?UHVSRQG?E\?DVVHUWLQJ?ACK64#???EXW
WHUPLQDWHV?WKH?WUDQVDFWLRQ?E\?DVVHUWLQJ?STOP#???,I?WKLV?LV?D?5HWU\?WHUPLQDWLRQ??STOP#
DVVHUWHG?DQG?TRDY#?GHDVVHUWHG??WKH?PDVWHU?UHSHDWV?WKH?VDPH?UHTXHVW??DV?D????ELW?UHTXHVW?
26 Since no agent claims the access by asserting DEVSEL# and, therefore, cannot respond with ACK64#.
Revision 2.2
102
DW?D?ODWHU?WLPH???,I?WKLV?LV?D?’LVFRQQHFW?WHUPLQDWLRQ??STOP#?DQG?TRDY#?DVVHUWHG???WKH
PDVWHU?PXVW?UHSHDW?WKH?UHTXHVW?DV?D????ELW?PDVWHU?VLQFH?WKH?VWDUWLQJ?DGGUHVV?LV?QRZ?RQ?D
RGG?’:25’?ERXQGDU\???,I?WKH?WDUJHW?FRPSOHWHG?WKH?GDWD?WUDQVIHU?VXFK?WKDW?WKH?QH[W
VWDUWLQJ?DGGUHVV?ZRXOG?EH?D?HYHQ?’:25’?ERXQGDU\??WKH?PDVWHU?ZRXOG?EH?IUHH?WR?UHTXHVW
D????ELW?GDWD?WUDQVIHU???&DXWLRQ?VKRXOG?EH?XVHG?ZKHQ?D????ELW?UHTXHVW?LV?SUHVHQWHG?DQG?WKH
WDUJHW?WUDQVIHUV?D?VLQJOH?’:25’?DV?D????ELW?DJHQW???,I?WKH?PDVWHU?ZHUH?WR?FRQWLQXH?WKH
EXUVW?ZLWK?WKH?VDPH?DGGUHVV??EXW?ZLWK?WKH?ORZHU?E\WH?HQDEOHV?GHDVVHUWHG??QR?IRUZDUG
SURJUHVV?ZRXOG?EH?PDGH?EHFDXVH?WKH?WDUJHW?ZRXOG?QRW?WUDQVIHU?DQ\?QHZ?GDWD??VLQFH?WKH
ORZHU?E\WH?HQDEOHV?DUH?GHDVVHUWHG???7KHUHIRUH??WKH?WUDQVDFWLRQ?ZRXOG?FRQWLQXH?WR?EH
UHSHDWHG?IRUHYHU?ZLWKRXW?PDNLQJ?SURJUHVV?
???ELW?SDULW\??PAR64) ZRUNV?WKH?VDPH?IRU?WKH?KLJK????ELWV?RI?WKH????ELW?EXV?DV?WKH????ELW
SDULW\??PAR)?ZRUNV?IRU?WKH?ORZ????ELW?EXV???PAR64?FRYHUV?AD[63::32]?DQG
C/BE[7::4]#?DQG?KDV?WKH?VDPH?WLPLQJ?DQG?IXQFWLRQ?DV?PAR. ?7KH?QXPEHU?RI????V?RQ
AD[63::32]??C/BE[7::4]#??DQG?PAR64?HTXDO?DQ?HYHQ?QXPEHU????PAR64?PXVW?EH?YDOLG
RQH?FORFN?DIWHU?HDFK?DGGUHVV?SKDVH?RQ?DQ\?WUDQVDFWLRQ?LQ?ZKLFK?REQ64#?LV?DVVHUWHG?
?$OO????ELW?WDUJHWV?TXDOLI\?DGGUHVV?SDULW\?FKHFNLQJ?RI?PAR64?ZLWK?REQ64#.??????ELW
GHYLFHV?DUH?QRW?DZDUH?RI?DFWLYLW\?RQ????ELW?EXV?H[WHQVLRQ?VLJQDOV?
)RU????ELW?GHYLFHV?FKHFNLQJ?SDULW\?RQ?GDWD?SKDVHV??PAR64?PXVW?EH?DGGLWLRQDOO\?TXDOLILHG
ZLWK?WKH?VXFFHVVIXO?QHJRWLDWLRQ?RI?D????ELW?WUDQVDFWLRQ???PAR64?LV?UHTXLUHG?IRU????ELW
GDWD?SKDVHV??LW?LV?QRW?RSWLRQDO?IRU?D????ELW?DJHQW?
,Q?WKH?IROORZLQJ?WZR?ILJXUHV??D????ELW?PDVWHU?UHTXHVWV?D????ELW?WUDQVDFWLRQ?XWLOL]LQJ?D
VLQJOH?DGGUHVV?SKDVH???7KLV?LV?WKH?VDPH?W\SH?RI?DGGUHVVLQJ?SHUIRUPHG?E\?D????ELW?PDVWHU
?LQ?WKH?ORZ???*%?DGGUHVV?VSDFH????7KH?ILUVW??)LJXUH???????LV?D?UHDG?ZKHUH?WKH?WDUJHW
UHVSRQGV?ZLWK?ACK64# DVVHUWHG?DQG?WKH?GDWD?LV?WUDQVIHUUHG?LQ????ELW?GDWD?SKDVHV???7KH
VHFRQG??)LJXUH???????LV?D?ZULWH?ZKHUH?WKH?WDUJHW?GRHV?QRW?UHVSRQG?ZLWK?ACK64# DVVHUWHG
DQG?WKH?GDWD?LV?WUDQVIHUUHG?LQ????ELW?GDWD?SKDVHV??WKH?WUDQVDFWLRQ?GHIDXOWHG?WR????ELW
PRGH????7KHVH?WZR?ILJXUHV?DUH?LGHQWLFDO?WR?)LJXUHV?????DQG?????H[FHSW?WKDW????ELW?VLJQDOV
KDYH?EHHQ?DGGHG?DQG?LQ?)LJXUH??????GDWD?LV?WUDQVIHUUHG????ELWV?SHU?GDWD?SKDVH???7KH?VDPH
WUDQVDFWLRQV?DUH?XVHG?WR?LOOXVWUDWH?WKDW?WKH?VDPH?SURWRFRO?ZRUNV?IRU?ERWK?????DQG????ELW
WUDQVDFWLRQV?
AD[63::32]?DQG?C/BE[7::4]#?DUH?UHVHUYHG?GXULQJ?WKH?DGGUHVV?SKDVH?RI?D?VLQJOH?DGGUHVV
SKDVH?WUDQVDFWLRQ???AD[63::32]?FRQWDLQ?GDWD?DQG?C/BE[7::4]#?FRQWDLQ?E\WH?HQDEOHV?IRU
WKH?XSSHU?IRXU?E\WHV?GXULQJ????ELW?GDWD?SKDVHV?RI?WKHVH?WUDQVDFWLRQV???AD[63::32]?DQG
C/BE[7::4]# DUH?GHILQHG?GXULQJ?WKH?WZR?DGGUHVV?SKDVHV?RI?D?GXDO?DGGUHVV?F\FOH??’$&?
DQG?GXULQJ?WKH????ELW?GDWD?SKDVHV??UHIHU?WR?6HFWLRQ??????IRU?GHWDLOV??
)LJXUH??????LOOXVWUDWHV?D?PDVWHU?UHTXHVWLQJ?D????ELW?UHDG?WUDQVDFWLRQ?E\?DVVHUWLQJ
REQ64#??ZKLFK?H[DFWO\?PLUURUV?FRAME#????7KH?WDUJHW?DFNQRZOHGJHV?WKH?UHTXHVW?E\
DVVHUWLQJ?ACK64#??ZKLFK?PLUURUV?DEVSEL#????’DWD?SKDVHV?DUH?VWUHWFKHG?E\?ERWK
DJHQWV?GHDVVHUWLQJ?WKHLU?UHDG\?OLQHV??????ELW?VLJQDOV?UHTXLUH?WKH?VDPH?WXUQDURXQG?F\FOHV?DV
WKHLU????ELW?FRXQWHUSDUWV?
Revision 2.2
103
FRAME#
CLK
TRDY#
IRDY#
AD[31::00]
DEVSEL#
C/BE[3::0]#
ADDRESS
BUS CMD
DATA-3
BE#'s
1 2 3 4 5 6 7 8 9
DATA TRANSFER
DATA TRANSFER
DATA TRANSFER
WAIT
ADDRESS
PHASE
DATA
PHASE
DATA
PHASE
WAIT
DATA
PHASE
WAIT
DATA-2
BE#'s
DATA-1 DATA-5
DATA-6 DATA-4
REQ64#
AD[63::32]
C/BE[7::4]#
ACK64#
)LJXUH???????????ELW?5HDG?5HTXHVW?:LWK????ELW?7UDQVIHU
)LJXUH??????LOOXVWUDWHV?D?PDVWHU?UHTXHVWLQJ?D????ELW?WUDQVIHU???7KH????ELW?WDUJHW?LV?QRW
FRQQHFWHG?WR?REQ64#?RU?ACK64#??DQG?ACK64#?LV?NHSW?LQ?WKH?GHDVVHUWHG?VWDWH?ZLWK?D
SXOO?XS???$V?IDU?DV?WKH?WDUJHW?LV?FRQFHUQHG??WKLV?LV?D????ELW?WUDQVIHU???7KH?PDVWHU?FRQYHUWV
WKH?WUDQVDFWLRQ?IURP?????WR????ELWV???6LQFH?WKH?PDVWHU?LV?FRQYHUWLQJ????ELW?GDWD?WUDQVIHUV
LQWR????ELW?GDWD?WUDQVIHUV??WKHUH?PD\?RU?PD\?QRW?EH?DQ\?E\WH?HQDEOHV?DVVHUWHG?GXULQJ?DQ\
GDWD?SKDVH?RI?WKH?WUDQVDFWLRQ???7KHUHIRUH??DOO????ELW?WDUJHWV?PXVW?EH?DEOH?WR?KDQGOH?GDWD
SKDVHV?ZLWK?QR?E\WH?HQDEOHV?DVVHUWHG???7KH?WDUJHW?VKRXOG?QRW?XVH?’LVFRQQHFW?RU?5HWU\
EHFDXVH?D?GDWD?SKDVH?LV?HQFRXQWHUHG?WKDW?KDV?QR?DVVHUWHG?E\WH?HQDEOHV??EXW?VKRXOG?DVVHUW
TRDY#?DQG?FRPSOHWH?WKH?GDWD?SKDVH???+RZHYHU??WKH?WDUJHW?LV?DOORZHG?WR?XVH?5HWU\?RU
’LVFRQQHFW?EHFDXVH?LW?LV?LQWHUQDOO\?EXV\?DQG?XQDEOH?WR?FRPSOHWH?WKH?GDWD?WUDQVIHU
LQGHSHQGHQW?RI?ZKLFK?E\WH?HQDEOHV?DUH?DVVHUWHG???7KH?PDVWHU?UHVHQGV?WKH?GDWD?WKDW
RULJLQDOO\?DSSHDUHG?RQ?AD[63::32]?GXULQJ?WKH?ILUVW?GDWD?SKDVH?RQ?AD[31::00]?GXULQJ?WKH
VHFRQG?GDWD?SKDVH???7KH?VXEVHTXHQW?GDWD?SKDVHV?DSSHDU?H[DFWO\?OLNH?WKH????ELW?WUDQVIHU?
?,I?WKH????ELW?VLJQDOV?DUH?UHPRYHG??)LJXUH??????DQG?)LJXUH?????DUH?LGHQWLFDO??
Revision 2.2
104
FRAME#
CLK
TRDY#
IRDY#
AD[31::00]
DEVSEL#
C/BE[3::0]#
ADDRESS
BUS CMD
1 2 3 4 5 6 7 8 9
ADDRESS
PHASE
DATA
PHASE
DATA TRANSFER
DATA TRANSFER
WAIT
WAIT
WAIT
DATA TRANSFER
DATA-2
DATA-1 DATA-2 DATA-3
C/BE[7::4]#
AD[63::32]
REQ64#
ACK64#
BE#'s-2 BE#'s-3 BE#'s-1
BE#'s-2
DATA
PHASE
DATA
PHASE
)LJXUH???????????ELW?:ULWH?5HTXHVW?:LWK????ELW?7UDQVIHU
8VLQJ?D?VLQJOH?GDWD?SKDVH?ZLWK????ELW?WUDQVIHUV?PD\?QRW?EH?YHU\?HIIHFWLYH???6LQFH?WKH
PDVWHU?GRHV?QRW?NQRZ?KRZ?WKH?WUDQVDFWLRQ?ZLOO?EH?UHVROYHG?ZLWK?ACK64#?XQWLO
DEVSEL#?LV?UHWXUQHG??LW?GRHV?QRW?NQRZ?WKH?FORFN?RQ?ZKLFK?WR?GHDVVHUW?FRAME# IRU?D
???ELW?VLQJOH?GDWD?SKDVH?WUDQVDFWLRQ???IRDY#?PXVW?UHPDLQ?GHDVVHUWHG?XQWLO?FRAME#
VLJQDOLQJ?LV?UHVROYHG???7KH?VLQJOH????ELW?GDWD?SKDVH?PD\?KDYH?WR?EH?VSOLW?LQWR?WZR????ELW
GDWD?SKDVHV?ZKHQ?WKH?WDUJHW?LV?RQO\????ELWV??ZKLFK?PHDQV?D?WZR?SKDVH????ELW?WUDQVIHU?LV?DW
OHDVW?DV?IDVW?DV?D?RQH?SKDVH????ELW?WUDQVIHU?
3.8.1. Determining Bus Width During System Initialization
REQ64#?LV?XVHG?GXULQJ?UHVHW?WR?GLVWLQJXLVK?EHWZHHQ?SDUWV?WKDW?DUH?FRQQHFWHG?WR?D????ELW
GDWD?SDWK??DQG?WKRVH?WKDW?DUH?QRW???3&,?H[SDQVLRQ?VORWV?WKDW?VXSSRUW?RQO\?D????ELW?GDWD?SDWK
PXVW?QRW?FRQQHFW?REQ64#?WR?DQ\?RWKHU?VORWV?RU?GHYLFHV????7KH?REQ64#?DQG?ACK64#
SLQV?DUH?ORFDWHG?LQ?WKH????ELW?SRUWLRQ?RI?WKH?FRQQHFWRU????(DFK????ELW?RQO\?FRQQHFWRU?PXVW
KDYH?DQ?LQGLYLGXDO?SXOO?XS?UHVLVWRU?IRU?REQ64#?RQ?WKH?PRWKHUERDUG???ACK64#?LV?EXVHG
WR?DOO????ELW?GHYLFHV?DQG?VORWV?RQ?WKH?PRWKHUERDUG?DQG?SXOOHG?XS?ZLWK?D?VLQJOH?UHVLVWRU
ORFDWHG?RQ?WKH?PRWKHUERDUG???ACK64#?IRU?HDFK????ELW?VORWV?PXVW?EH?GHDVVHUWHG?HLWKHU?E\
FRQQHFWLQJ?LW?WR?WKH?ACK64#?VLJQDO?FRQQHFWLQJ?WKH????ELW?GHYLFHV?DQG?VORWV?RU?E\
LQGLYLGXDO?SXOO?XS?UHVLVWRUV?RQ?WKH?PRWKHUERDUG?
Revision 2.2
105
REQ64#?LV?EXVHG?WR?DOO?GHYLFHV?RQ?WKH?PRWKHUERDUG??LQFOXGLQJ?3&,?FRQQHFWRU?VORWV??WKDW
VXSSRUW?D????ELW?GDWD?SDWK???7KLV?VLJQDO?KDV?D?VLQJOH?SXOO?XS?UHVLVWRU?RQ?WKH?PRWKHUERDUG?
7KH?FHQWUDO?UHVRXUFH?PXVW?GULYH?REQ64#?ORZ??DVVHUWHG??GXULQJ?WKH?WLPH?WKDW?RST#?LV
DVVHUWHG??DFFRUGLQJ?WR?WKH?WLPLQJ?VSHFLILFDWLRQ?LQ?6HFWLRQ?????????’HYLFHV?WKDW?VHH
REQ64#?DVVHUWHG?RQ?WKH?ULVLQJ?HGJH?RI?RST#?DUH?FRQQHFWHG?WR?WKH????ELW?GDWD?SDWK??DQG
WKRVH?WKDW?GR?QRW?VHH?REQ64#?DVVHUWHG?DUH?QRW?FRQQHFWHG???7KLV?LQIRUPDWLRQ?PD\?EH?XVHG
E\?WKH?FRPSRQHQW?WR?VWDELOL]H?IORDWLQJ?LQSXWV?GXULQJ?UXQWLPH??DV?GHVFULEHG?EHORZ?
REQ64#?KDV?VHWXS?DQG?KROG?WLPH?UHTXLUHPHQWV?UHODWLYH?WR?WKH?GHDVVHUWLQJ??KLJK?JRLQJ?
HGJH?RI?RST#???:KLOH?RST#?LV?DVVHUWHG??REQ64#?LV?DV\QFKURQRXV?ZLWK?UHVSHFW?WR
CLK?
:KHQ?D????ELW?GDWD?SDWK?LV?SURYLGHG??AD[63::32]??C/BE[7::4]#??DQG?PAR64?UHTXLUH
HLWKHU?SXOO?XS?UHVLVWRUV?RU?LQSXW??NHHSHUV???EHFDXVH?WKH\?DUH?QRW?XVHG?LQ?WUDQVDFWLRQV?ZLWK
???ELW?GHYLFHV?DQG?PD\??WKHUHIRUH??IORDW?WR?WKH?WKUHVKROG?OHYHO?FDXVLQJ?RVFLOODWLRQ?RU?KLJK
SRZHU?GUDLQ?WKURXJK?WKH?LQSXW?EXIIHU???7KLV?SXOO?XS?RU?NHHSHU?IXQFWLRQ?PXVW?EH?SDUW?RI?WKH
PRWKHUERDUG?FHQWUDO?UHVRXUFH??QRW?WKH?H[SDQVLRQ?ERDUG???UHIHU?WR?6HFWLRQ?????????WR?HQVXUH
D?FRQVLVWHQW?VROXWLRQ?DQG?DYRLG?SXOO?XS?FXUUHQW?RYHUORDG?
:KHQ?WKH????ELW?GDWD?SDWK?LV?SUHVHQW?RQ?D?GHYLFH?EXW?QRW?FRQQHFWHG??DV?LQ?D????ELW?FDUG
SOXJJHG?LQWR?D????ELW?3&,?VORW???WKDW?3&,?GHYLFH?PXVW?LQVXUH?WKDW?LWV?LQSXWV?GR?QRW
RVFLOODWH??DQG?WKDW?WKHUH?LV?QRW?D?VLJQLILFDQW?SRZHU?GUDLQ?WKURXJK?WKH?LQSXW?EXIIHU?ERWK
EHIRUH?DQG?DIWHU?WKH?ULVLQJ?HGJH?RI?RST#???7KLV?FDQ?EH?GRQH?LQ?D?YDULHW\?RI?ZD\V??H?J??
ELDVLQJ?WKH?LQSXW?EXIIHU?RU?DFWLYHO\?GULYLQJ?WKH?RXWSXWV?FRQWLQXRXVO\??VLQFH?WKH\?DUH?QRW
FRQQHFWHG?WR?DQ\WKLQJ????([WHUQDO?UHVLVWRUV?RQ?DQ?H[SDQVLRQ?ERDUG?RU?DQ\?VROXWLRQ?WKDW
YLRODWHV?WKH?LQSXW?OHDNDJH?VSHFLILFDWLRQ?DUH?SURKLELWHG?
:KLOH?RST#?LV?DVVHUWHG??WKH?3&,?GHYLFH?IORDWV?LWV?RXWSXW?EXIIHUV?IRU?WKH?H[WHQGHG?GDWD
SDWK??AD[63::32]??C/BE[7::4]#??DQG?PAR64??XQOHVV?WKH?GHYLFH?LQSXW?EXIIHUV?FDQQRW
WROHUDWH?WKHLU?LQSXWV?IORDWLQJ?IRU?DQ?LQGHILQLWHO\?ORQJ?RST#?SHULRG???,I?WKH?GHYLFH?LQSXW
EXIIHUV?FDQQRW?WROHUDWH?WKLV??WKH?FRPSRQHQW?PXVW?FRQWURO?LWV?LQSXWV?ZKLOH?RST#?LV
DVVHUWHG???,Q?WKLV?FDVH??WKH?GHYLFH?LV?SHUPLWWHG?WR?HQDEOH?LWV?RXWSXWV?FRQWLQXRXVO\?ZKLOH
RST#?LV?DVVHUWHG?DQG?REQ64#?LV?GHDVVHUWHG??LQGLFDWLQJ?D????ELW?EXV???EXW?PXVW?GULYH
WKHP?WR?D?ORJLF?ORZ?OHYHO??LQ?FDVH?WKH?EXV?FRQQHFWLRQ?LV?DFWXDOO\????ELWV?ZLGH?DQG
REQ64#?KDV?QRW?\HW?VHWWOHG?WR?LWV?ILQDO?YDOXH????$IWHU?WKH?GHYLFH?GHWHFWV?WKDW?REQ64#?LV
GHDVVHUWHG?DW?WKH?ULVLQJ?HGJH?RI?RST#??WKH?GHYLFH?PXVW?FRQWLQXH?WR?FRQWURO?WKH?H[WHQGHG
EXV?WR?SURWHFW?WKH?GHYLFH?LQSXW?EXIIHUV?
3.9. 64-bit Addressing
3&,?VXSSRUWV?PHPRU\?DGGUHVVLQJ?EH\RQG?WKH?ORZ???*%?E\?GHILQLQJ?D?PHFKDQLVP?WR
WUDQVIHU?D????ELW?DGGUHVV?IURP?WKH?PDVWHU?RI?WKH?WUDQVDFWLRQ?WR?WKH?WDUJHW???1R?DGGLWLRQDO
SLQV?DUH?UHTXLUHG?IRU?D?????RU????ELW?GHYLFH?WR?VXSSRUW????ELW?DGGUHVVLQJ???’HYLFHV?WKDW
VXSSRUW?RQO\????ELW?DGGUHVVHV?DUH?PDSSHG?LQWR?WKH?ORZ???*%?RI?WKH?DGGUHVV?VSDFH?DQG
ZRUN?WUDQVSDUHQWO\?ZLWK?GHYLFHV?WKDW?JHQHUDWH????ELW?DGGUHVVHV???2QO\?PHPRU\
WUDQVDFWLRQV?VXSSRUW????ELW?DGGUHVVLQJ?
7KH?ZLGWK?RI?WKH?DGGUHVV?LV?LQGHSHQGHQW?RI?WKH?ZLGWK?RI?WKH?EXV?RQ?HLWKHU?WKH?PDVWHU?RU
WKH?WDUJHW???,I?ERWK?WKH?PDVWHU?DQG?WDUJHW?VXSSRUW?D????ELW?EXV??WKH?HQWLUH????ELW?DGGUHVV
FRXOG?WKHRUHWLFDOO\?EH?SURYLGHG?LQ?D?VLQJOH?FORFN???+RZHYHU??WKH?PDVWHU?LV?UHTXLUHG?LQ?DOO
FDVHV?WR?XVH?WZR?FORFNV?WR?FRPPXQLFDWH?D????ELW?DGGUHVV??VLQFH?WKH?ZLGWK?RI?WKH?WDUJHW¶V
EXV?LV?QRW?NQRZQ?GXULQJ?WKH?DGGUHVV?SKDVH?
7KH?VWDQGDUG?3&,?EXV?WUDQVDFWLRQ?VXSSRUWV?D????ELW?DGGUHVV??6LQJOH?$GGUHVV?&\FOH??6$&??
ZKHUH?WKH?DGGUHVV?LV?YDOLG?IRU?D?VLQJOH?FORFN?ZKHQ?FRAME#?LV?ILUVW?VDPSOHG?DVVHUWHG?
Revision 2.2
106
7R?VXSSRUW?WKH?WUDQVIHU?RI?D????ELW?DGGUHVV??D?’XDO?$GGUHVV?&\FOH??’$&??EXV?FRPPDQG?LV
XVHG??DFFRPSDQLHG?ZLWK?RQH?RI?WKH?GHILQHG?EXV?FRPPDQGV?WR?LQGLFDWH?WKH?GHVLUHG?GDWD
SKDVH?DFWLYLW\?IRU?WKH?WUDQVDFWLRQ???7KH?’$&?XVHV?WZR?FORFNV?WR?WUDQVIHU?WKH?HQWLUH????ELW
DGGUHVV?RQ?WKH?AD[31::00]?VLJQDOV???0DVWHUV?WKDW?XVH?DGGUHVV?VWHSSLQJ?FDQQRW?LPSOHPHQW
???ELW?DGGUHVVLQJ?VLQFH?WKHUH?LV?QR?PHFKDQLVP?IRU?GHOD\LQJ?RU?H[WHQGLQJ?WKH?VHFRQG
DGGUHVV?SKDVH???:KHQ?D????ELW?PDVWHU?XVHV?’$&?????ELW?DGGUHVVLQJ???LW?PXVW?SURYLGH?WKH
XSSHU????ELWV?RI?WKH?DGGUHVV?RQ?AD[63::32]?DQG?WKH?DVVRFLDWHG?FRPPDQG?IRU?WKH
WUDQVDFWLRQ?RQ?C/BE[7::4]#?GXULQJ?ERWK?DGGUHVV?SKDVHV?RI?WKH?WUDQVDFWLRQ?WR?DOORZ????ELW
WDUJHWV?DGGLWLRQDO?WLPH?WR?GHFRGH?WKH?WUDQVDFWLRQ?
)LJXUH??????LOOXVWUDWHV?D?’$&?IRU?D?UHDG?WUDQVDFWLRQ???,Q?D?EDVLF?6$&?UHDG?WUDQVDFWLRQ??D
WXUQDURXQG?F\FOH?IROORZV?WKH?DGGUHVV?SKDVH???,Q?WKH?’$&?UHDG?WUDQVDFWLRQ??DQ?DGGLWLRQDO
DGGUHVV?SKDVH?LV?LQVHUWHG?EHWZHHQ?WKH?VWDQGDUG?DGGUHVV?SKDVH?DQG?WKH?WXUQDURXQG?F\FOH?
,Q?WKH?ILJXUH??WKH?ILUVW?DQG?VHFRQG?DGGUHVV?SKDVHV?RFFXU?RQ?FORFN???DQG???UHVSHFWLYHO\?
7KH?WXUQDURXQG?F\FOH?EHWZHHQ?WKH?DGGUHVV?DQG?GDWD?SKDVHV?LV?GHOD\HG?XQWLO?FORFN???
1RWH???FRAME#?PXVW?EH?DVVHUWHG?GXULQJ?ERWK?DGGUHVV?SKDVHV?HYHQ?IRU?QRQEXUVWLQJ
VLQJOH?GDWD?SKDVH?WUDQVDFWLRQV???7R?DGKHUH?WR?WKH?FRAME#???IRDY#?UHODWLRQVKLS?
FRAME#?FDQQRW?EH?GHDVVHUWHG?XQWLO?IRDY#?LV?DVVHUWHG???IRDY#?FDQQRW?EH?DVVHUWHG?XQWLO
WKH?PDVWHU?SURYLGHV?GDWD?RQ?D?ZULWH?WUDQVDFWLRQ?RU?LV?UHDG\?WR?DFFHSW?GDWD?RQ?D?UHDG
WUDQVDFWLRQ?
$?’$&?LV?GHFRGHG?E\?D?SRWHQWLDO?WDUJHW?ZKHQ?D????????LV?SUHVHQW?RQ?C/BE[3::0]#?GXULQJ
WKH?ILUVW?DGGUHVV?SKDVH???,I?D????ELW?WDUJHW?VXSSRUWV????ELW?DGGUHVVLQJ??LW?VWRUHV?WKH?DGGUHVV
WKDW?ZDV?WUDQVIHUUHG?RQ?AD[31::00]?DQG?SUHSDUHV?WR?ODWFK?WKH?UHVW?RI?WKH?DGGUHVV?RQ?WKH
QH[W?FORFN???7KH?DFWXDO?FRPPDQG?XVHG?IRU?WKH?WUDQVDFWLRQ?LV?WUDQVIHUUHG?GXULQJ?WKH?VHFRQG
DGGUHVV?SKDVH?RQ?C/BE[3::0]#???$????ELW?WDUJHW?LV?SHUPLWWHG?WR?ODWFK?WKH?HQWLUH?DGGUHVV?RQ
WKH?ILUVW?DGGUHVV?SKDVH???2QFH?WKH?HQWLUH?DGGUHVV?LV?WUDQVIHUUHG?DQG?WKH?FRPPDQG?LV
ODWFKHG??WKH?WDUJHW?GHWHUPLQHV?LI?DEVSEL#?LV?WR?EH?DVVHUWHG???7KH?WDUJHW?FDQ?GR?IDVW?
PHGLXP??RU?VORZ?GHFRGH?RQH?FORFN?GHOD\HG?IURP?6$&?GHFRGLQJ???$?VXEWUDFWLYH?GHFRGH
DJHQW?DGMXVWV?WR?WKH?GHOD\HG?GHYLFH?VHOHFWLRQ?WLPLQJ?HLWKHU?E\?LJQRULQJ?WKH?HQWLUH
WUDQVDFWLRQ?RU?E\?GHOD\LQJ?LWV?RZQ?DVVHUWLRQ?RI?DEVSEL#???,I?WKH?EULGJH?GRHV?VXSSRUW
???ELW?DGGUHVVLQJ??LW?ZLOO?GHOD\?DVVHUWLQJ?LWV?DEVSEL#??LI?LW?GRHV?VXSSRUW????ELW
DGGUHVVLQJ????7KH?PDVWHU??RI?D?’$&??ZLOO?DOVR?GHOD\?WHUPLQDWLQJ?WKH?WUDQVDFWLRQ?ZLWK
0DVWHU?$ERUW?IRU?RQH?DGGLWLRQDO?FORFN?
7KH?H[HFXWLRQ?RI?DQ?H[FOXVLYH?DFFHVV?LV?WKH?VDPH?IRU?HLWKHU?’$&?RU?6$&???,Q?HLWKHU?FDVH?
LOCK#?LV?GHDVVHUWHG?GXULQJ?WKH?DGGUHVV?SKDVH??ILUVW?FORFN??DQG?DVVHUWHG?GXULQJ?WKH
VHFRQG?FORFN??ZKLFK?LV?WKH?ILUVW?GDWD?SKDVH?IRU?6$&?DQG?WKH?VHFRQG?DGGUHVV?SKDVH?IRU?D
’$&????$JHQWV?PRQLWRULQJ?WKH?WUDQVDFWLRQ?XQGHUVWDQG?WKH?ORFN?UHVRXUFH?LV?EXV\??DQG?WKH
WDUJHW?NQRZV?WKH?PDVWHU?LV?UHTXHVWLQJ?D?ORFNHG?RSHUDWLRQ???)RU?D?WDUJHW?WKDW?VXSSRUWV?ERWK
6$&?DQG?’$&??WKH?ORJLF?WKDW?KDQGOHV?LOCK#?LV?WKH?VDPH?
Revision 2.2
107
FRAME#
CLK
TRDY#
IRDY#
AD[31::00]
DEVSEL#
C/BE[3::0]# BUS CMD BE#[3::0]
1 2 3 4 5 6 7 8
ADDRESS
PHASE
DATA
PHASE
DATA
PHASE
DATA-2
BE#[7::4]
DATA-4 AD[63::32]
C/BE[7::4]#
HI - ADDR LO - ADDR DATA-3(2) DATA-1
HI ADDR
DUAL AD
BUS CMD
WAIT
F M S
DATA TRANSFER
DATA TRANSFER
Optional
WAIT
)LJXUH???????????%LW?’XDO?$GGUHVV?5HDG?&\FOH
7KH?PDVWHU?FRPPXQLFDWHV?D????ELW?DGGUHVV?DV?VKRZQ?LQ?)LJXUH???????UHJDUGOHVV?RI
ZKHWKHU?WKH?WDUJHW?VXSSRUWV?D????ELW?RU????ELW?EXV???7KH?VKDGHG?DUHD?LQ?)LJXUH??????LV?XVHG
RQO\?ZKHQ?WKH?PDVWHU?RI?WKH?DFFHVV?VXSSRUWV?D????ELW?EXV???7KH?PDVWHU?GULYHV?WKH?HQWLUH
DGGUHVV??ORZHU?DGGUHVV?RQ?AD[31::00]?DQG?XSSHU?DGGUHVV?RQ?AD[63::32]??DQG?ERWK
FRPPDQGV??’$&????????RQ?C/BE[3::0]#?DQG?WKH?DFWXDO?EXV?FRPPDQG?RQ
C/BE[7::4]#???DOO?GXULQJ?WKH?LQLWLDO?DGGUHVV?SKDVH???2Q?WKH?VHFRQG?DGGUHVV?SKDVH??WKH
PDVWHU?GULYHV?WKH?XSSHU?DGGUHVV?RQ?AD[31::00]??DQG?AD[63::32]??ZKLOH?WKH?EXV
FRPPDQG?LV?GULYHQ?RQ?C/BE[3::0]#??DQG?C/BE[7::4]#????7KH?PDVWHU?FDQQRW?GHWHUPLQH?LI
WKH?WDUJHW?VXSSRUWV?D????ELW?GDWD?SDWK?XQWLO?WKH?HQWLUH?DGGUHVV?KDV?EHHQ?WUDQVIHUUHG?DQG?
WKHUHIRUH??PXVW?DVVXPH?D????ELW?WDUJHW?ZKLOH?SURYLGLQJ?WKH?DGGUHVV?
,I?ERWK?WKH?PDVWHU?DQG?WDUJHW?VXSSRUW?D????ELW?EXV??WKHQ????ELW?DGGUHVVLQJ?FDXVHV?QR
DGGLWLRQDO?ODWHQF\?ZKHQ?GHWHUPLQLQJ?DEVSEL#??VLQFH DOO?UHTXLUHG?LQIRUPDWLRQ?IRU
FRPPDQG?GHFRGLQJ?LV?VXSSOLHG?LQ?WKH?ILUVW?DGGUHVV?SKDVH???)RU?H[DPSOH??D????ELW?WDUJHW
WKDW?QRUPDOO\?SHUIRUPV?D?PHGLXP?DEVSEL#?GHFRGH?IRU?D?6$&?FDQ?GHFRGH?WKH?IXOO
???ELW?DGGUHVV?IURP?D????ELW?PDVWHU?GXULQJ?WKH?ILUVW?DGGUHVV?SKDVH?RI?WKH?’$&?DQG
SHUIRUP?D?IDVW?DEVSEL#?GHFRGH???,I?HLWKHU?WKH?PDVWHU?RU?WKH?WDUJHW?GRHV?QRW?VXSSRUW?D
???ELW?GDWD?SDWK??RQH?DGGLWLRQDO?FORFN?RI?GHOD\?ZLOO?EH?HQFRXQWHUHG?
$?PDVWHU?WKDW?VXSSRUWV????ELW?DGGUHVVLQJ?PXVW?JHQHUDWH?D?6$&??LQVWHDG?RI?D?’$&??ZKHQ
WKH?XSSHU????ELWV?RI?WKH?DGGUHVV?DUH?]HUR???7KLV?DOORZV?PDVWHUV?WKDW?JHQHUDWH????ELW
DGGUHVVHV?WR?FRPPXQLFDWH?ZLWK????ELW?DGGUHVVDEOH?WDUJHWV?YLD?6$&???7KH?W\SH?RI
DGGUHVVLQJ??6$&?RU?’$&??GHSHQGV?RQ?ZKHWKHU?WKH?DGGUHVV?LV?LQ?WKH?ORZ???*%?DGGUHVV
UDQJH?RU?QRW??DQG?QRW?E\?WKH?WDUJHW?V?EXV?ZLGWK?FDSDELOLWLHV?
Revision 2.2
108
$????ELW?DGGUHVVDEOH?WDUJHW?PXVW?DFW?OLNH?D????ELW?DGGUHVVDEOH?WDUJHW??UHVSRQG?WR?6$&
WUDQVDFWLRQV??ZKHQ?PDSSHG?LQ?WKH?ORZHU???*%?DGGUHVV?VSDFH???,I?D????ELW?PDVWHU?PXVW
DFFHVV?WDUJHWV?PDSSHG?DERYH?WKH?ORZHU???*%?DGGUHVV?VSDFH??WKDW?PDVWHU?PXVW?VXSSRUW
???ELW?DGGUHVVLQJ?XVLQJ?’$&?
3.10. Special Design Considerations
7KLV?VHFWLRQ?GHVFULEHV?WRSLFV?WKDW?PHULW?DGGLWLRQDO?FRPPHQWV?RU?DUH?UHODWHG?WR?3&,?EXW?DUH
QRW?SDUW?RI?WKH?EDVLF?RSHUDWLRQ?RI?WKH?EXV?
?? 7KLUG?SDUW\?’0$
7KLUG?SDUW\?’0$?LV?QRW?VXSSRUWHG?RQ?3&,?VLQFH?VLGHEDQG?VLJQDOV?DUH?QRW?VXSSRUWHG
RQ?WKH?FRQQHFWRU???7KH?LQWHQW?RI?3&,?LV?WR?JURXS?WRJHWKHU?WKH?’0$?IXQFWLRQ?LQ
GHYLFHV?WKDW?QHHG?PDVWHU?FDSDELOLW\?DQG??WKHUHIRUH??WKLUG?SDUW\?’0$?LV?QRW?VXSSRUWHG?
?? 6QRRSLQJ?3&,?WUDQVDFWLRQV
$Q\?WUDQVDFWLRQ?JHQHUDWHG?E\?DQ?DJHQW?RQ?3&,?PD\?EH?VQRRSHG?E\?DQ\?RWKHU?DJHQW?RQ
WKH?VDPH?EXV?VHJPHQW???6QRRSLQJ?GRHV?QRW?ZRUN?ZKHQ?WKH?DJHQWV?DUH?RQ?GLIIHUHQW?3&,
EXV?VHJPHQWV???,Q?JHQHUDO??WKH?VQRRSLQJ?DJHQW?FDQQRW?GULYH?DQ\?3&,?VLJQDO??EXW?PXVW
EH?DEOH?WR?RSHUDWH?LQGHSHQGHQWO\?RI?WKH?EHKDYLRU?RI?WKH?FXUUHQW?PDVWHU?RU?WDUJHW?
?? ,OOHJDO?SURWRFRO?EHKDYLRU
$?GHYLFH?LV?QRW?HQFRXUDJHG?DFWLYHO\?WR?FKHFN?IRU?SURWRFRO?HUURUV???+RZHYHU??LI?D
GHYLFH?GRHV?GHWHFW?LOOHJDO?SURWRFRO?HYHQWV??DV?D?FRQVHTXHQFH?RI?WKH?ZD\?LW?LV
GHVLJQHG???WKH?GHVLJQ?PD\?UHWXUQ?LWV?VWDWH?PDFKLQHV??WDUJHW?RU?PDVWHU??WR?DQ?,GOH?VWDWH
DV?TXLFNO\?DV?SRVVLEOH?LQ?DFFRUGDQFH?ZLWK?WKH?SURWRFRO?UXOHV?IRU?GHDVVHUWLRQ?DQG?WUL?
VWDWH?RI?VLJQDOV?GULYHQ?E\?WKH?GHYLFH?
?? 9*$?SDOHWWH?VQRRS
7KH?DFWLYH?9*$?GHYLFH?DOZD\V?UHVSRQGV?WR?D?UHDG?RI?WKH?FRORU?SDOHWWH??ZKLOH?HLWKHU
WKH?9*$?RU?JUDSKLFV?DJHQW?ZLOO?EH?SURJUDPPHG?WR?UHVSRQG?WR?ZULWH?WUDQVDFWLRQV?WR
WKH?FRORU?SDOHWWH?DQG?WKH?RWKHU?ZLOO?VQRRS?LW???:KHQ?D?GHYLFH??9*$?RU?JUDSKLFV??KDV
EHHQ?SURJUDPPHG?WR?VQRRS?D?ZULWH?WR?WKH?9*$?SDOHWWH?UHJLVWHU??LW?PXVW?RQO\?ODWFK?WKH
GDWD?ZKHQ?IRDY#?DQG?TRDY#?DUH?ERWK?DVVHUWHG?RQ?WKH?VDPH?ULVLQJ?FORFN?HGJH?RU
ZKHQ?D?0DVWHU?$ERUW?RFFXUV???7KH?ILUVW?RSWLRQ?LV?WKH?QRUPDO?FDVH?ZKHQ?D?9*$?DQG
JUDSKLFV?GHYLFH?DUH?SUHVHQW?LQ?WKH?VDPH?V\VWHP???7KH?VHFRQG?RSWLRQ?RFFXUV?ZKHQ?QR
GHYLFH?RQ?WKH?FXUUHQW?EXV?KDV?EHHQ?SURJUDPPHG?WR?SRVLWLYHO\?UHVSRQG?WR?WKLV?UDQJH?RI
DGGUHVVHV???7KLV?RFFXUV?ZKHQ?WKH?3&,?VHJPHQW?LV?JLYHQ?WKH?ILUVW?ULJKW?RI?UHIXVDO?DQG?D
VXEWUDFWLYH?GHFRGH?GHYLFH?LV?QRW?SUHVHQW???,Q?VRPH?V\VWHPV??WKLV?DFFHVV?LV?VWLOO
IRUZDUGHG?WR?DQRWKHU?EXV?ZKLFK?ZLOO?FRPSOHWH?WKH?DFFHVV???,Q?WKLV?W\SH?RI?V\VWHP??D
GHYLFH?WKDW?KDV?EHHQ?SURJUDPPHG?WR?VQRRS?ZULWHV?WR?WKH?SDOHWWH?VKRXOG?ODWFK?WKH?GDWD
ZKHQ?WKH?WUDQVDFWLRQ?LV?WHUPLQDWHG?ZLWK?0DVWHU?$ERUW?
7KH?SDOHWWH?VQRRS?ELW?ZLOO?EH?VHW?E\?WKH?V\VWHP?%,26?ZKHQ?LW?GHWHFWV?ERWK?D?9*$
GHYLFH?DQG?D?JUDSKLFV?DFFHOHUDWRU?GHYLFH?WKDW?DUH?RQ?VHSDUDWH?ERDUGV?RQ?WKH?VDPH?EXV
RU?RQ?WKH?VDPH?SDWK?EXW?RQ?GLIIHUHQW?EXVHV?
• :KHQ?ERWK?DJHQWV?DUH?3&,?GHYLFHV?WKDW?UHVLGH?RQ?WKH?VDPH?EXV??HLWKHU?GHYLFH?FDQ
EH?VHW?WR?VQRRS?DQG?WKH?RWKHU?ZLOO?EH?VHW?WR?SRVLWLYHO\?UHVSRQG?
• :KHQ?ERWK?DUH?3&,?GHYLFHV?WKDW?UHVLGH?RQ?GLIIHUHQW?EXVHV?EXW?RQ?WKH?VDPH?SDWK?
WKH?ILUVW?GHYLFH?IRXQG?LQ?WKH?SDWK?ZLOO?EH?VHW?WR?VQRRS?DQG?WKH?RWKHU?GHYLFH?PD\?EH
VHW?WR?SRVLWLYHO\?UHVSRQG?RU?VQRRS?WKH?DFFHVV????(LWKHU?RSWLRQ?ZRUNV?LQ?D?3&?$7
FRPSDWLEOH?V\VWHP?VLQFH?D?ZULWH?WUDQVDFWLRQ?RQ?D?3&,?VHJPHQW??RWKHU?WKDQ?WKH
SULPDU\?3&,?EXV??WKDW?LV?WHUPLQDWHG?ZLWK?0DVWHU?$ERUW?LV?VLPSO\?WHUPLQDWHG?DQG
WKH?GDWD?LV?GURSSHG?DQG?0DVWHU?$ERUWV?DUH?QRW?UHSRUWHG??
Revision 2.2
109
• :KHQ?RQH?GHYLFH?LV?RQ?3&,?DQG?WKH?RWKHU?LV?EHKLQG?WKH?VXEWUDFWLYH?GHFRGH
GHYLFH??VXFK?DV?DQ?,6$??(,6$??RU?0LFUR?&KDQQHO?EULGJH??WKH?3&,?GHYLFH?ZLOO?EH
VHW?WR?VQRRS?DQG?WKH?VXEWUDFWLYH?GHFRGH?GHYLFH?ZLOO?DXWRPDWLFDOO\?FODLP?WKH
DFFHVV?DQG?IRUZDUG?LW?
7KH?RQO\?FDVH?ZKHUH?SDOHWWH?VQRRSLQJ?ZRXOG?EH?WXUQHG?RII?LV?ZKHQ?RQO\?D?9*$
GHYLFH??QR?JUDSKLFV?GHYLFH??LV?SUHVHQW?LQ?WKH?V\VWHP??RU?ERWK?WKH?9*$?DQG?JUDSKLFV
GHYLFHV?DUH?LQWHJUDWHG?WRJHWKHU?LQWR?VLQJOH?GHYLFH?RU?FDUG?
1RWH???3DOHWWH?VQRRSLQJ?GRHV?QRW?ZRUN?ZKHQ?WKH?9*$?DQG?JUDSKLFV?GHYLFHV?UHVLGH?RQ
GLIIHUHQW?EXVHV?WKDW?DUH?QRW?RQ?WKH?VDPH?SDWK???7KLV?RFFXUV?EHFDXVH?RQO\?D?VLQJOH
DJHQW?SHU?EXV?VHJPHQW?PD\?FODLP?WKH?DFFHVV???7KHUHIRUH??RQH?DJHQW?ZLOO?QHYHU?VHH?WKH
DFFHVV?EHFDXVH?LWV?EULGJH?FDQQRW?IRUZDUG?WKH?DFFHVV???:KHQ?D?GHYLFH?KDV?EHHQ
SURJUDPPHG?WR?VQRRS?WKH?DFFHVV??LW?FDQQRW?LQVHUW?ZDLW?VWDWHV?RU?GHOD\?WKH?DFFHVV?LQ
DQ\?ZD\?DQG??WKHUHIRUH??PXVW?EH?DEOH?WR?ODWFK?DQG?SURFHVV?WKH?GDWD?ZLWKRXW?GHOD\?
)RU?PRUH?LQIRUPDWLRQ?RQ?3&,?VXSSRUW?RI?9*$?GHYLFHV??UHIHU?WR?$SSHQGL[?$?RI?WKH
3&,?WR?3&,?%ULGJH?$UFKLWHFWXUH?6SHFLILFDWLRQ?
?? 3RWHQWLDO?GHDGORFN?VFHQDULR?ZKHQ?XVLQJ?3&,?WR?3&,?EULGJHV
:DUQLQJ???$?SRWHQWLDO?GHDGORFN?ZLOO?RFFXU?ZKHQ?DOO?WKH?IROORZLQJ?FRQGLWLRQV?H[LVW?LQ
D?V\VWHP?
?? :KHQ?3&,?WR?3&,?EULGJHV?DUH?VXSSRUWHG?LQ?WKH?V\VWHP????1RWH???,I?D?3&,
H[SDQVLRQ?ERDUG?FRQQHFWRU?LV?VXSSRUWHG??3&,?WR?3&,?EULGJHV?PD\?EH?SUHVHQW?LQ
WKH?V\VWHP??
?? $?UHDG?DFFHVV?RULJLQDWHG?E\?WKH?KRVW?EULGJH?WDUJHWV?D?3&,?GHYLFH?WKDW?UHTXLUHV
PRUH?WKDQ?D?VLQJOH?GDWD?SKDVH?WR?FRPSOHWH????(LJKW?E\WH?WUDQVIHU?RU?DQ?DFFHVV?WKDW
FURVVHV?D?’:25’?ERXQGDU\?ZKHQ?WDUJHWLQJ?DQ?DJHQW?WKDW?UHVSRQGV?WR?WKLV
UHTXHVW?DV????ELW?DJHQW?RU?UHVLGHV?RQ?D????ELW?3&,?VHJPHQW??
The deadlock occurs when the following steps are met:
?? $?EXUVW?UHDG?LV?LQLWLDWHG?RQ?3&,?E\?WKH?KRVW?EULGJH?DQG?RQO\?WKH?ILUVW?GDWD?SKDVH
FRPSOHWHV????7KLV?RFFXUV?EHFDXVH?HLWKHU?WKH?WDUJHW?RU?WKH?3&,?WR?3&,?EULGJH?LQ?WKH
SDWK?WHUPLQDWHV?WKH?UHTXHVW?ZLWK?’LVFRQQHFW??
?? 7KH?UHTXHVW?SDVVHV?WKURXJK?D?3&,?WR?3&,?EULGJH?DQG?WKH?3&,?WR?3&,?EULGJH
DOORZV?SRVWHG?ZULWH?GDWD??PRYLQJ?WRZDUG?PDLQ?PHPRU\??DIWHU?WKH?LQLWLDO?UHDG
FRPSOHWHV?
?? 7KH?KRVW?EULGJH?WKDW?RULJLQDWHG?WKH?UHDG?UHTXHVW?EORFNV?WKH?SDWK?WR?PDLQ?PHPRU\?
7KH?GHDGORFN?RFFXUV?EHFDXVH?WKH?3&,?WR?3&,?EULGJH?FDQQRW?DOORZ?D?UHDG?WR?WUDQVYHUVH
LW?ZKLOH?KROGLQJ?SRVWHG?ZULWH?GDWD???7KH?KRVW?EULGJH?WKDW?LQLWLDWHG?WKH?3&,?DFFHVV
FDQQRW?DOORZ?WKH?3&,?WR?3&,?EULGJH?WR?IOXVK?GDWD?XQWLO?LW?FRPSOHWHV?WKH?VHFRQG?UHDG?
EHFDXVH?WKHUH?LV?QR?ZD\?WR?‡EDFN?RII·?WKH?RULJLQDWLQJ?DJHQW?ZLWKRXW?ORVLQJ?GDWD???,W
PXVW?EH?DVVXPHG?WKH?UHDG?GDWD?ZDV?REWDLQHG?IURP?D?GHYLFH?WKDW?KDV?GHVWUXFWLYH?UHDG
VLGH?HIIHFWV???7KHUHIRUH??GLVFDUGLQJ?WKH?GDWD?DQG?UHSHDWLQJ?WKH?DFFHVV?LV?QRW?DQ?RSWLRQ?
,I?DOO?WKHVH?FRQGLWLRQV?DUH?PHW??WKH?GHDGORFN?ZLOO?RFFXU???,I?WKH?V\VWHP?DOORZV?DOO?WKH
FRQGLWLRQV?WR?H[LVW??WKHQ?WKH?KRVW?EULGJH?LQLWLDWLQJ?WKH?UHDG?UHTXHVW?PXVW?XVH?LOCK#
WR?JXDUDQWHH?WKDW?WKH?UHDG?DFFHVV?ZLOO?FRPSOHWH?ZLWKRXW?WKH?GHDGORFN?FRQGLWLRQV?EHLQJ
PHW???7KH?IDFW?WKDW?LOCK#?LV?DFWLYH?IRU?WKH?WUDQVDFWLRQ?FDXVHV?WKH?3&,?WR?3&,?EULGJH
WR?WXUQ?RII?SRVWLQJ?XQWLO?WKH?ORFN?RSHUDWLRQ?FRPSOHWHV????$?ORFNHG?RSHUDWLRQ
FRPSOHWHV?ZKHQ?LOCK#?LV?GHDVVHUWHG?ZKLOH?FRAME#?LV?GHDVVHUWHG??
Revision 2.2
110
1RWH???7KH?XVH?RI?LOCK#?LV?RQO\?VXSSRUWHG?E\?3&,?WR?3&,?EULGJHV?PRYLQJ
GRZQVWUHDP??DZD\?IURP?WKH?SURFHVVRU????7KHUHIRUH??WKLV?VROXWLRQ?LV?RQO\?DSSOLFDEOH?WR
KRVW?EXV?EULGJHV?
$QRWKHU?GHDGORFN?WKDW?LV?VLPLODU?WR?WKH?DERYH?GHDGORFN?RFFXUV?GRLQJ?DQ?,?2?:ULWH
DFFHVV?WKDW?VWUDGGOHV?DQ?RGG?’:25’?ERXQGDU\???7KH?VDPH?FRQGLWLRQ?RFFXUV?DV?WKH
UHDG?GHDGORFN?ZKHQ?WKH?KRVW?EULGJH?FDQQRW?DOORZ?DFFHVV?WR?PHPRU\?XQWLO?WKH?,?2
ZULWH?FRPSOHWHV???+RZHYHU??LOCK#?FDQQRW?EH?XVHG?WR?SUHYHQW?WKLV?GHDGORFN?VLQFH
ORFNHG?DFFHVVHV?PXVW?EH?LQLWLDWHG?ZLWK?D?UHDG?DFFHVV?
?? 3RWHQWLDO?GDWD?LQFRQVLVWHQF\?ZKHQ?DQ?DJHQW?XVHV?GHOD\HG?WUDQVDFWLRQ
WHUPLQDWLRQ
’HOD\HG?&RPSOHWLRQ?WUDQVDFWLRQV?RQ?3&,?DUH?PDWFKHG?E\?WKH?WDUJHW?ZLWK?WKH?UHTXHVWHU
E\?FRPSDULQJ?DGGUHVVHV??EXV?FRPPDQGV??DQG?E\WH?HQDEOHV??DQG?LI?D?ZULWH??ZULWH?GDWD?
$V?D?UHVXOW??ZKHQ?WZR?PDVWHUV?DFFHVV?WKH?VDPH?DGGUHVV?ZLWK?WKH?VDPH?EXV?FRPPDQG
DQG?E\WH?HQDEOHV??LW?LV?SRVVLEOH?WKDW?RQH?PDVWHU?ZLOO?REWDLQ?WKH?GDWD?DVVXPLQJ?WKDW?LW?LV
D?UHDG?ZKLFK?ZDV?DFWXDOO\?UHTXHVWHG?E\?WKH?RWKHU?PDVWHU???,Q?D?SUHIHWFKDEOH?UHJLRQ?
WKLV?FRQGLWLRQ?FDQ?RFFXU?HYHQ?LI?WKH?E\WH?HQDEOHV??DQG?LQ?VRPH?FDVHV??WKH?FRPPDQGV
RI?WKH?WZR?WUDQVDFWLRQV?GR?QRW?PDWFK???$?SUHIHWFKDEOH?UHJLRQ?FDQ?EH?GHILQHG?E\?WKH
WDUJHW?XVLQJ?UDQJH?UHJLVWHUV?RU?E\?WKH?PDVWHU?XVLQJ?WKH?0HPRU\?5HDG?/LQH?RU
0HPRU\?5HDG?0XOWLSOH?FRPPDQGV???7DUJHWV?FRPSOHWLQJ?UHDG?DFFHVVHV?LQ?D
SUHIHWFKDEOH?PHPRU\?UDQJH?LJQRUH?WKH?E\WH?HQDEOHV?DQG?FDQ?DOVR?DOLDV?WKH?PHPRU\
UHDG?FRPPDQGV?ZKHQ?FRPSOHWLQJ?WKH?GHOD\HG?UHDG?UHTXHVW?
,I?QR?LQWHUYHQLQJ?ZULWH?RFFXUV?EHWZHHQ?WKH?UHDG?LVVXHG?E\?WKH?WZR?PDVWHUV??WKHUH?LV?QR
GDWD?FRQVLVWHQF\?LVVXH???+RZHYHU??LI?D?PDVWHU?FRPSOHWHV?D?PHPRU\?ZULWH?DQG?WKHQ
UHTXHVWV?D?UHDG?RI?WKH?VDPH?ORFDWLRQ??WKHUH?LV?D?SRVVLELOLW\?WKDW?WKH?UHDG?ZLOO?UHWXUQ?D
VQDSVKRW?RI?WKDW?ORFDWLRQ?ZKLFK?DFWXDOO\?RFFXUUHG?SULRU?WR?WKH?ZULWH??GXH?WR?D?’HOD\HG
5HDG?5HTXHVW?E\?DQRWKHU?PDVWHU?TXHXHG?SULRU?WR?WKH?ZULWH??
7KLV?LV?RQO\?D?SUREOHP?ZKHQ?PXOWLSOH?PDVWHUV?RQ?RQH?VLGH?RI?D?EULGJH?DUH?SROOLQJ?WKH
VDPH?ORFDWLRQ?RQ?WKH?RWKHU?VLGH?RI?WKH?EULGJH?DQG?RQH?RI?WKH?PDVWHUV?DOVR?ZULWHV?WKH
ORFDWLRQ???$OWKRXJK?LW?LV?GLIILFXOW?WR?HQYLVLRQ?D?UHDO?DSSOLFDWLRQ?ZLWK?WKHVH
FKDUDFWHULVWLFV??FRQVLGHU?WKH?VHTXHQFH?EHORZ?
?? 0DVWHU?$?DWWHPSWV?D?UHDG?WR?ORFDWLRQ?;?DQG?D?EULGJH?UHVSRQGV?WR?WKH?UHTXHVW
XVLQJ?’HOD\HG?7UDQVDFWLRQ?VHPDQWLFV??TXHXHV?D?’HOD\HG?5HDG?5HTXHVW??
?? 7KH?EULGJH?REWDLQV?WKH?UHTXHVWHG?UHDG?GDWD?DQG?WKH?’HOD\HG?5HTXHVW?LV?QRZ
VWRUHG?DV?D?’HOD\HG?&RPSOHWLRQ?LQ?WKH?EULGJH?
?? %HIRUH?0DVWHU?$?LV?DEOH?WR?FRPSOHWH?WKH?UHDG?UHTXHVW??REWDLQ?WKH?UHVXOWV?VWRUHG?LQ
WKH?’HOD\HG?&RPSOHWLRQ?LQ?WKH?EULGJH???0DVWHU?%?GRHV?D?PHPRU\?ZULWH?WR
/RFDWLRQ?;?DQG?WKH?EULGJH?SRVWV?WKH?PHPRU\?ZULWH?WUDQVDFWLRQ?
?? 0DVWHU?%?WKHQ?UHDGV?ORFDWLRQ?;?XVLQJ?WKH?VDPH?DGGUHVV??E\WH?HQDEOHV??DQG?EXV
FRPPDQG?DV?0DVWHU?$¶V?RULJLQDO?UHTXHVW???1RWH?WKDW?LI?WKH?WUDQVDFWLRQ?UHDGV?IURP
D?SUHIHWFKDEOH?ORFDWLRQ??WKH?WZR?FRPPDQGV?FDQ?EH?FRQIXVHG?E\?WKH?EULGJH?HYHQ?LI
WKH?E\WH?HQDEOH?SDWWHUQV?DQG?UHDG?FRPPDQGV?DUH?GLIIHUHQW?
?? 7KH?EULGJH?FRPSOHWHV?0DVWHU?%¶V?UHDG?DFFHVV?DQG?GHOLYHUV?UHDG?GDWD?ZKLFK?LV?D
VQDSVKRW?RI?/RFDWLRQ?;?SULRU?WR?WKH?PHPRU\?ZULWH?RI?/RFDWLRQ?;?E\?0DVWHU?%?
6LQFH?ERWK?WUDQVDFWLRQV?DUH?LGHQWLFDO??WKH?EULGJH?SURYLGHV?WKH?GDWD?WR?WKH?ZURQJ
PDVWHU???,I?0DVWHU?%?WDNHV?DFWLRQ?RQ?WKH?UHDG?GDWD??WKHQ?DQ?HUURU?PD\?RFFXU??VLQFH
0DVWHU?%?ZLOO?VHH?WKH?YDOXH?EHIRUH?WKH?ZULWH???+RZHYHU??LI?WKH?SXUSRVH?RI?WKH?UHDG?E\
0DVWHU?%?ZDV?WR?HQVXUH?WKDW?WKH?ZULWH?KDG?FRPSOHWHG?DW?WKH?GHVWLQDWLRQ??QR?HUURU
Revision 2.2
111
RFFXUV?DQG?WKH?V\VWHP?LV?FRKHUHQW?VLQFH?WKH?UHDG?GDWD?LV?QRW?XVHG??GXPP\?UHDG????,I
WKH?SXUSRVH?RI?WKH?UHDG?LV?RQO\?WR?IOXVK?WKH?ZULWH?SRVWHG?GDWD??LW?LV?UHFRPPHQGHG?WKDW
WKH?UHDG?EH?WR?D?GLIIHUHQW?’:25’?ORFDWLRQ?RI?WKH?VDPH?GHYLFH???7KHQ?WKH?UHDGLQJ?RI
VWDOH?GDWD?GRHV?QRW?H[LVW???,I?WKH?UHDG?LV?WR?EH?FRPSDUHG?WR?GHFLGH?ZKDW?WR?GR??LW?LV
UHFRPPHQGHG?WKDW?WKH?ILUVW?UHDG?EH?GLVFDUGHG?DQG?WKH?GHFLVLRQ?EH?EDVHG?RQ?WKH
VHFRQG?UHDG?
7KH?DERYH?H[DPSOH?DSSOLHV?HTXDOO\?WR?DQ?,?2?FRQWUROOHU?WKDW?XVHV?’HOD\HG
7UDQVDFWLRQ?WHUPLQDWLRQ???,Q?WKH?DERYH?H[DPSOH??UHSODFH?WKH?ZRUG??EULGJH??ZLWK??,?2
FRQWUROOHU??DQG?WKH?VDPH?SRWHQWLDO?SUREOHP?H[LVWV?
$?VLPLODU?SUREOHP?FDQ?RFFXU?LI?WKH?WZR?PDVWHUV?DUH?QRW?VKDULQJ?WKH?VDPH?ORFDWLRQ??EXW
ORFDWLRQV?FORVH?WR?HDFK?RWKHU??DQG?RQH?PDVWHU?EHJLQV?UHDGLQJ?DW?D?VPDOOHU?DGGUHVV?WKDQ
WKH?RQH?DFWXDOO\?QHHGHG???,I?WKH?VPDOOHU?DGGUHVV?FRLQFLGHV?H[DFWO\?ZLWK?WKH?DGGUHVV?RI
WKH?RWKHU?PDVWHU¶V?UHDG?IURP?WKH?QHDU?ORFDWLRQ??WKHQ?WKH?WZR?PDVWHUV¶?UHDGV?FDQ?EH
VZDSSHG?E\?D?GHYLFH?XVLQJ?’HOD\HG?7UDQVDFWLRQ?WHUPLQDWLRQ???,I?WKHUH?LV?DQ
LQWHUYHQLQJ?ZULWH?F\FOH??WKHQ?WKH?VHFRQG?PDVWHU?PD\?UHFHLYH?VWDOH?GDWD??L?H???WKH
UHVXOWV?IURP?WKH?UHDG?ZKLFK?RFFXUUHG?EHIRUH?WKH?ZULWH?F\FOH???7KH?UHVXOW?RI?WKLV
H[DPSOH?LV?WKH?VDPH?DV?WKH?ILUVW?H[DPSOH?VLQFH?WKH?VWDUW?DGGUHVVHV?DUH?WKH?VDPH???7R
DYRLG?WKLV?SUREOHP??WKH?PDVWHU?PXVW?DGGUHVV?WKH?GDWD?DFWXDOO\?UHTXLUHG?DQG?QRW?VWDUW?DW
D?VPDOOHU?DGGUHVV?
,Q?VXPPDU\??WKLV?SUREOHP?FDQ?RQO\?RFFXU?LI?WZR?PDVWHUV?RQ?RQH?VLGH?RI?D?EULGJH?DUH
VKDULQJ?ORFDWLRQV?RQ?WKH?RWKHU?VLGH?RI?WKH?EULGJH???$OWKRXJK?W\SLFDO?DSSOLFDWLRQV?DUH
QRW?FRQILJXUHG?WKLV?ZD\??WKH?SUREOHP?FDQ?EH?DYRLGHG?LI?D?PDVWHU?GRLQJ?D?UHDG?IHWFKHV
RQO\?WKH?DFWXDO?GDWD?LW?QHHGV?DQG?GRHV?QRW?SUHIHWFK?GDWD?EHIRUH?WKH?GHVLUHG?GDWD??RU?LI
WKH?PDVWHU?GRHV?D?GXPP\?UHDG?DIWHU?WKH?ZULWH?WR?JXDUDQWHH?WKDW?WKH?ZULWH?FRPSOHWHV?
$QRWKHU?GDWD?LQFRQVLVWHQF\?VLWXDWLRQ?FDQ?RFFXU?ZKHQ?D?VLQJOH?PDVWHU?FKDQJHV?LWV
EHKDYLRU?EDVHG?RQ?D?QHZ?WUDQVDFWLRQ?LW?UHFHLYHV?DIWHU?KDYLQJ?D?UHTXHVW?WHUPLQDWHG
ZLWK?5HWU\???7KH?IROORZLQJ?VHTXHQFH?LOOXVWUDWHV?WKH?GDWD?LQFRQVLVWHQF\?
?? $?PDVWHU?LV?LQIRUPHG?WKDW?SRLQWHU???DW?’:25’?/RFDWLRQ?;?LV?YDOLG????3RLQWHU??
DW?/RFDWLRQ?<??WKH?QH[W?VHTXHQWLDO?’:25’?ORFDWLRQ??LV?QRW?YDOLG??
?? 7KH?PDVWHU?LQLWLDWHV?D?PHPRU\?UHDG?WR?/RFDWLRQ?;?DQG?LV?WHUPLQDWHG?ZLWK?5HWU\?
?7KH?PDVWHU?LQWHQGV?WR?UHDG?RQO\?SRLQWHU????VLQFH?SRLQWHU???LV?LQYDOLG??
?? 7KH?KRVW?EULGJH?EHJLQV?WR?IHWFK?WKH?FRQWHQWV?RI?/RFDWLRQ?;?DV?D?’HOD\HG
7UDQVDFWLRQ?
?? 7KH?KRVW?EULGJH?FRPSOHWHV?WKH?UHDG?UHTXHVW??SUHIHWFKLQJ?EH\RQG?/RFDWLRQ?;?WR
LQFOXGH?/RFDWLRQ?<?DQG?SODFHV?WKH?’HOD\HG?5HDG?&RPSOHWLRQ?LQ?WKH?RXWERXQG
TXHXH?
?? 7KH?&38?XSGDWHV?SRLQWHU???LQ?/RFDWLRQ?<?LQ?PHPRU\?
?? 7KH?&38?XVHV?D?PHPRU\?ZULWH?WR?LQIRUP?WKH?PDVWHU?WKDW?SRLQWHU???LV?YDOLG???7KH
KRVW?EULGJH?SRVWV?WKH?PHPRU\?ZULWH???2UGHULQJ?UXOH?QXPEHU???LQ?$SSHQGL[?(
UHTXLUHV?WKH?KRVW?EULGJH?WR?DOORZ?WKH?SRVWHG?PHPRU\?ZULWH?WUDQVDFWLRQ?WR?SDVV?WKH
’HOD\HG?5HDG?&RPSOHWLRQ?RI?/RFDWLRQ?;??LQFOXGLQJ?WKH?VWDOH?YDOXH?IURP
/RFDWLRQ?<??
?? 7KH?KRVW?EULGJH?H[HFXWHV?WKH?SRVWHG?PHPRU\?ZULWH?RQ?WKH?3&,?EXV?LQIRUPLQJ?WKH
PDVWHU?WKDW?SRLQWHU???LQ?QRZ?YDOLG?
?? 7KH?PDVWHU?UHSHDWV?WKH?RULJLQDO?PHPRU\?UHDG?WR?/RFDWLRQ?;??EXW?EHFDXVH?SRLQWHU
??LQ?QRZ?YDOLG??LW?H[WHQGV?WKH?WUDQVDFWLRQ?DQG?REWDLQV?WZR?’:25’6?LQFOXGLQJ
/RFDWLRQ?<?
Revision 2.2
112
7KH?GDWD?WKH?PDVWHU?UHFHLYHG?IURP?/RFDWLRQ?<?LV?VWDOH???7R?SUHYHQW?WKLV?GDWD
LQFRQVLVWHQF\?IURP?RFFXUULQJ??WKH?PDVWHU?LV?QRW?DOORZHG?WR?H[WHQG?D?PHPRU\?UHDG
WUDQVDFWLRQ?EH\RQG?LWV?RULJLQDO?LQWHQGHG?OLPLWV?DIWHU?LW?KDV?EHHQ?WHUPLQDWHG?ZLWK?5HWU\?
??? 3HHU?WR?SHHU?WUDQVDFWLRQV?FURVVLQJ?PXOWLSOH?KRVW?EULGJHV
3&,?KRVW?EULGJHV?PD\??EXW?DUH?QRW?UHTXLUHG?WR??VXSSRUW?3&,?SHHU?WR?SHHU?WUDQVDFWLRQV
WKDW?WUDYHUVH?PXOWLSOH?3&,?KRVW?EULGJHV?
??? 7KH?HIIHFW?RI?3&,?WR?3&,?EULGJHV?RQ?WKH?3&,?FORFN?VSHFLILFDWLRQ
7KH?WLPLQJ?SDUDPHWHUV?IRU?CLK?IRU?3&,?H[SDQVLRQ?FRQQHFWRUV?DUH?VSHFLILHG?DW?WKH
LQSXW?RI?WKH?GHYLFH?LQ?WKH?VORW???5HIHU?WR?6HFWLRQ??????????DQG?6HFWLRQ??????????IRU?PRUH
LQIRUPDWLRQ???/LNH?DOO?VLJQDOV?RQ?WKH?FRQQHFWRU??RQO\?D?VLQJOH?ORDG?LV?SHUPLWWHG?RQ
CLK?LQ?HDFK?VORW???$Q?H[SDQVLRQ?ERDUG?WKDW?XVHV?VHYHUDO?GHYLFHV?EHKLQG?D?3&,?WR?3&,
EULGJH?PXVW?DFFRPPRGDWH?WKH?FORFN?EXIIHULQJ?UHTXLUHPHQWV?RI?WKDW?EULGJH???)RU
H[DPSOH??LI?WKH?EULGJH¶V?FORFN?EXIIHU?DIIHFWV?WKH?GXW\?F\FOH?RI?CLK??WKH?UHVW?RI?WKH
GHYLFHV?RQ?WKH?H[SDQVLRQ?ERDUG?PXVW?DFFHSW?WKH?GLIIHUHQW?GXW\?F\FOH???,W?LV?WKH
UHVSRQVLELOLW\?RI?WKH?H[SDQVLRQ?ERDUG?GHVLJQHU?WR?FKRRVH?FRPSRQHQWV?ZLWK
FRPSDWLEOH?CLK?VSHFLILFDWLRQV?
7KH?V\VWHP?PXVW?DOZD\V?JXDUDQWHH?WKH?WLPLQJ?SDUDPHWHUV?IRU?CLK?VSHFLILHG?LQ
6HFWLRQ??????????DQG?6HFWLRQ??????????DW?WKH?LQSXW?RI?WKH?GHYLFH?LQ?D?3&,?H[SDQVLRQ
VORW??HYHQ?LI?WKH?PRWKHUERDUG?SODFHV?3&,?H[SDQVLRQ?VORWV?RQ?WKH?VHFRQGDU\?VLGH?RI?D
3&,?WR?3&,?EULGJH???,W?LV?WKH?UHVSRQVLELOLW\?RI?WKH?PRWKHUERDUG?GHVLJQHU?WR?FKRRVH
FORFN?VRXUFHV?DQG?3&,?WR?3&,?EULGJHV?WKDW?ZLOO?JXDUDQWHH?WKLV?VSHFLILFDWLRQ?IRU?DOO
VORWV?
?? ’HYLFHV?FDQQRW?GULYH?DQG?UHFHLYH?VLJQDOV?DW?WKH?VDPH?WLPH
%XV?WLPLQJ?UHTXLUHV?WKDW?QR?GHYLFH?ERWK?GULYH?DQG?UHFHLYH?D?VLJQDO?RQ?WKH?EXV?DW?WKH
VDPH?WLPH???6\VWHP?WLPLQJ?DQDO\VLV?FRQVLGHUV?WKH?ZRUVW?VLJQDO?SURSDJDWLRQ?FDVH?WR?EH
ZKHQ?RQH?GHYLFH?GULYHV?D?VLJQDO?DQG?WKH?VLJQDO?VHWWOHV?DW?WKH?LQSXW?RI?DOO?RWKHU?GHYLFHV
RQ?WKH?EXV???,Q?PRVW?FDVHV??WKH?VLJQDO?ZLOO?QRW?VHWWOH?DW?WKH?GULYLQJ?GHYLFH?XQWLO?VRPH
WLPH?DIWHU?LW?KDV?VHWWOHG?DW?DOO?RWKHU?GHYLFHV???5HIHU?WR?6HFWLRQ????????DQG?6HFWLRQ???????
IRU?D?GHVFULSWLRQ?RI?7 SURS ?
Logic internal to a device must never use the signal received from the bus while that
device is driving the bus. If internal logic requires the state of a bus signal while the
device is driving the bus, that logic must use the internal signal (the one going to the
output buffer of the device) rather than the signal received from the device input
buffer. For example, if logic internal to a device continuously monitors the state of
FRAME# on the bus, that logic must use the signal from the device input buffer
when the device is not the current bus master, and it must use the internally
generated FRAME# when the device is the current bus master.
Revision 2.2
113
Chapter 4
Electrical Specification
4.1. Overview
7KLV?FKDSWHU?GHILQHV?DOO?WKH?HOHFWULFDO?FKDUDFWHULVWLFV?DQG?FRQVWUDLQWV?RI?3&,?FRPSRQHQWV?
V\VWHPV??DQG?H[SDQVLRQ?ERDUGV??LQFOXGLQJ?SLQ?DVVLJQPHQW?RQ?WKH?H[SDQVLRQ?ERDUG
FRQQHFWRU??ZKHQ?WKH?RSHUDWLQJ?IUHTXHQF\?LV?DW?RU?EHORZ????0+]???5HIHU?WR?&KDSWHU???IRU
UHTXLUHPHQWV?ZKHQ?WKH?RSHUDWLQJ?IUHTXHQF\?LV?DERYH????0+]???7KLV?FKDSWHU?LV?GLYLGHG
LQWR?PDMRU?VHFWLRQV?FRYHULQJ?LQWHJUDWHG?FLUFXLW?FRPSRQHQWV??6HFWLRQ????????V\VWHPV?RU
PRWKHUERDUGV??6HFWLRQ????????DQG?H[SDQVLRQ?ERDUGV??6HFWLRQ?????????(DFK?VHFWLRQ?FRQWDLQV
WKH?UHTXLUHPHQWV?WKDW?PXVW?EH?PHW?E\?WKH?UHVSHFWLYH?SURGXFW??DV?ZHOO?DV?WKH?DVVXPSWLRQV?LW
PD\?PDNH?DERXW?WKH?HQYLURQPHQW?SURYLGHG???:KLOH?HYHU\?DWWHPSW?ZDV?PDGH?WR?PDNH
WKHVH?VHFWLRQV?VHOI?FRQWDLQHG??WKHUH?DUH?LQYDULDEO\?GHSHQGHQFLHV?EHWZHHQ?VHFWLRQV?VR?WKDW
LW?LV?QHFHVVDU\?WKDW?DOO?YHQGRUV?EH?IDPLOLDU?ZLWK?DOO?WKUHH?DUHDV???7KH?3&,?HOHFWULFDO
GHILQLWLRQ?SURYLGHV?IRU?ERWK??9?DQG????9?VLJQDOLQJ?HQYLURQPHQWV???7KHVH?VKRXOG?QRW?EH
FRQIXVHG?ZLWK??9?DQG????9?FRPSRQHQW?WHFKQRORJLHV???$???9?FRPSRQHQW??FDQ?EH
GHVLJQHG?WR?ZRUN?LQ?D????9?VLJQDOLQJ?HQYLURQPHQW?DQG?YLFH?YHUVD??FRPSRQHQW
WHFKQRORJLHV?FDQ?EH?PL[HG?LQ?HLWKHU?VLJQDOLQJ?HQYLURQPHQW???7KH?VLJQDOLQJ?HQYLURQPHQWV
FDQQRW?EH?PL[HG??DOO?FRPSRQHQWV?RQ?D?JLYHQ?3&,?EXV?PXVW?XVH?WKH?VDPH?VLJQDOLQJ
FRQYHQWLRQ?RI??9?RU????9?
4.1.1. 5V to 3.3V Transition Road Map
2QH?JRDO?RI?WKH?3&,?HOHFWULFDO?VSHFLILFDWLRQ?LV?WR?SURYLGH?D?TXLFN?DQG?HDV\?WUDQVLWLRQ?IURP
?9?WR????9?FRPSRQHQW?WHFKQRORJ\???,Q?RUGHU?WR?IDFLOLWDWH?WKLV?WUDQVLWLRQ??3&,?GHILQHV?WZR
H[SDQVLRQ?ERDUG?FRQQHFWRUV−RQH?IRU?WKH??9?VLJQDOLQJ?HQYLURQPHQW?DQG?RQH?IRU?WKH????9
VLJQDOLQJ?HQYLURQPHQW−DQG?WKUHH?ERDUG?HOHFWULFDO?W\SHV??DV?VKRZQ?LQ?)LJXUH???????$
FRQQHFWRU?NH\LQJ?V\VWHP?SUHYHQWV?D?ERDUG?IURP?EHLQJ?LQVHUWHG?LQWR?DQ?LQDSSURSULDWH?VORW?
7KH?PRWKHUERDUG??LQFOXGLQJ?FRQQHFWRUV??GHILQHV?WKH?VLJQDOLQJ?HQYLURQPHQW?IRU?WKH?EXV?
ZKHWKHU?LW?EH??9?RU????9???7KH??9?H[SDQVLRQ?ERDUG?LV?GHVLJQHG?WR?ZRUN?RQO\?LQ?D??9
VLJQDOLQJ?HQYLURQPHQW?DQG??WKHUHIRUH??FDQ?RQO\?EH?SOXJJHG?LQWR?WKH??9?FRQQHFWRU?
6LPLODUO\??WKH????9?H[SDQVLRQ?ERDUG?LV?GHVLJQHG?WR?ZRUN?RQO\?LQ?WKH????9?VLJQDOLQJ
HQYLURQPHQW???+RZHYHU??WKH?8QLYHUVDO?H[SDQVLRQ?ERDUG?LV?FDSDEOH?RI?GHWHFWLQJ?WKH
VLJQDOLQJ?HQYLURQPHQW?LQ?XVH?DQG?DGDSWLQJ?LWVHOI?WR?WKDW?HQYLURQPHQW???,W?FDQ??WKHUHIRUH?
EH?SOXJJHG?LQWR?HLWKHU?FRQQHFWRU?W\SH???$OO?WKUHH?ERDUG?W\SHV?GHILQH?FRQQHFWLRQV?WR?ERWK
?9?DQG????9?SRZHU?VXSSOLHV?DQG?PD\?FRQWDLQ?HLWKHU??9?DQG?RU????9?FRPSRQHQWV???7KH
GLVWLQFWLRQ?EHWZHHQ?ERDUG?W\SHV?LV?WKH?VLJQDOLQJ?SURWRFRO?WKH\?XVH??QRW?WKH?SRZHU?UDLOV
WKH\?FRQQHFW?WR?QRU?WKH?FRPSRQHQW?WHFKQRORJ\?WKH\?FRQWDLQ?
Revision 2.2
114
"5 volt" Connector "3.3 volt" Connector
Dual Voltage Signaling Board
I/O buffers powered on
connector dependent rail
"5 volt" Board
I/O buffers powered on
5 volt rail
"3.3 volt" Board
I/O buffers powered on
3.3 volt rail
)LJXUH???????3&,?%RDUG?&RQQHFWRUV
3&,?FRPSRQHQWV?RQ?WKH?8QLYHUVDO?ERDUG?PXVW?XVH?,?2?EXIIHUV?WKDW?FDQ?EH?FRPSOLDQW?ZLWK
HLWKHU?WKH??9?RU????9?VLJQDOLQJ?HQYLURQPHQW???:KLOH?WKHUH?DUH?PXOWLSOH?EXIIHU
LPSOHPHQWDWLRQV?WKDW?FDQ?DFKLHYH?WKLV?GXDO?HQYLURQPHQW?FRPSOLDQFH??LW?LV?LQWHQGHG?WKDW
WKH\?EH?GXDO?YROWDJH?EXIIHUV??L?H???FDSDEOH?RI?RSHUDWLQJ?IURP?HLWKHU?SRZHU?UDLO???7KH\
VKRXOG?EH?SRZHUHG?IURP??,?2??GHVLJQDWHG?SRZHU?SLQV ?? ?RQ?3&,?FRQQHFWRUV?WKDW?ZLOO
DOZD\V?EH?FRQQHFWHG?WR?WKH?SRZHU?UDLO?DVVRFLDWHG?ZLWK?WKH?VLJQDOLQJ?HQYLURQPHQW?LQ?XVH?
7KLV?PHDQV?WKDW?LQ?WKH??9?VLJQDOLQJ?HQYLURQPHQW??WKHVH?EXIIHUV?DUH?SRZHUHG?RQ?WKH??9
UDLO???:KHQ?WKH?VDPH?ERDUG?LV?SOXJJHG?LQWR?D????9?FRQQHFWRU??WKHVH?EXIIHUV?DUH?SRZHUHG
RQ?WKH????9?UDLO???7KLV?HQDEOHV?WKH?8QLYHUVDO?ERDUG?WR?EH?FRPSOLDQW?ZLWK?HLWKHU?VLJQDOLQJ
HQYLURQPHQW?
7KH?LQWHQW?RI?WKLV?WUDQVLWLRQ?DSSURDFK?LV?WR?PRYH??9?FRPSRQHQW?WHFKQRORJ\?LQWR?WKH????9
VLJQDOLQJ?HQYLURQPHQW??UDWKHU?WKDQ?IRUFLQJ????9?FRPSRQHQW?WHFKQRORJ\?WR?RSHUDWH?LQ?D
?9?VLJQDOLQJ?HQYLURQPHQW???:KLOH?WKH?ODWWHU?FDQ?EH?GRQH??LW?LV?PRUH?GLIILFXOW?DQG?PRUH
H[SHQVLYH??HVSHFLDOO\?LQ?DQ?XQWHUPLQDWHG??PRGXODU?EXV?HQYLURQPHQW???7KH?SUHIHUUHG
DOWHUQDWLYH???PRYLQJ??9?FRPSRQHQWV?LQWR?D????9?VLJQDOLQJ?HQYLURQPHQW???FDQ?EH?GRQH
ZLWKRXW?DQ\?LQFUHPHQWDO?FRVW??DQG?KDV??LQ?DGGLWLRQ??VRPH?VLJQDO?SHUIRUPDQFH?EHQHILWV?
$OO?QHZ?FRPSRQHQW?GHVLJQV?DUH?UHFRPPHQGHG?WR?XVH?WKH?GXDO?YROWDJH?EXIIHUV???$OO?QHZ
H[SDQVLRQ?ERDUGV?DUH?UHFRPPHQGHG?WR?EH?8QLYHUVDO?ERDUGV???7KLV?DOORZV?H[SDQVLRQ
ERDUGV?EDVHG?RQ??9?FRPSRQHQW?WHFKQRORJ\?WR?EH?XVHG?LQ?ERWK??9?DQG????9?V\VWHPV??WKXV
HQDEOLQJ?WKH?PRYH?WR????9?V\VWHPV?
27 While the primary goal of the PCI 5V to 3.3V transition strategy is to spare vendors the burden and
expense of implementing 3.3V parts that are "5V tolerant," such parts are not excluded. If a PCI component
of this type is used on the Universal board, its I/O buffers may optionally be connected to the 3.3V rail
rather than the "I/O" designated power pins; but high clamp diodes must still be connected to the "I/O"
designated power pins. (Refer to the last paragraph of Section 4.2.1.2. - "Clamping directly to the 3.3V rail
with a simple diode must never be used in the 5V signaling environment.") Since the effective operation of
these high clamp diodes may be critical to both signal quality and device reliability, the designer must
provide enough extra "I/O" designated power pins on a component to handle the current spikes associated
with the 5V maximum AC waveforms (Section 4.2.1.3.).
Revision 2.2
115
4.1.2. Dynamic vs. Static Drive Specification
7KH?3&,?EXV?KDV?WZR?HOHFWULFDO?FKDUDFWHULVWLFV?WKDW?PRWLYDWH?D?GLIIHUHQW?DSSURDFK?WR
VSHFLI\LQJ?,?2?EXIIHU?FKDUDFWHULVWLFV???)LUVW??3&,?LV?D?&026?EXV??ZKLFK?PHDQV?WKDW?VWHDG\
VWDWH?FXUUHQWV??DIWHU?VZLWFKLQJ?WUDQVLHQWV?KDYH?GLHG?RXW??DUH?PLQLPDO???,Q?IDFW??WKH?PDMRULW\
RI?WKH?’&?GULYH?FXUUHQW?LV?VSHQW?RQ?SXOO?XS?UHVLVWRUV???6HFRQG??3&,?LV?EDVHG?RQ?UHIOHFWHG
ZDYH?UDWKHU?WKDQ?LQFLGHQW?ZDYH?VLJQDOLQJ???7KLV?PHDQV?WKDW?EXV?GULYHUV?DUH?VL]HG?WR?RQO\
VZLWFK?WKH?EXV?KDOI?ZD\?WR?WKH?UHTXLUHG?KLJK?RU?ORZ?YROWDJH???7KH?HOHFWULFDO?ZDYH
SURSDJDWHV?GRZQ?WKH?EXV??UHIOHFWV?RII?WKH?XQWHUPLQDWHG?HQG?DQG?EDFN?WR?WKH?SRLQW?RI
RULJLQ??WKHUHE\?GRXEOLQJ?WKH?LQLWLDO?YROWDJH?H[FXUVLRQ?WR?DFKLHYH?WKH?UHTXLUHG?YROWDJH
OHYHO???7KH?EXV?GULYHU?LV?DFWXDOO\?LQ?WKH?PLGGOH?RI?LWV?VZLWFKLQJ?UDQJH?GXULQJ?WKLV
SURSDJDWLRQ?WLPH??ZKLFK?ODVWV?XS?WR????QV??RQH?WKLUG?RI?WKH?EXV?F\FOH?WLPH?DW????0+]?
3&,?EXV?GULYHUV?VSHQG?WKLV?UHODWLYHO\?ODUJH?SURSRUWLRQ?RI?WLPH?LQ?WUDQVLHQW?VZLWFKLQJ??DQG
WKH?’&?FXUUHQW?LV?PLQLPDO??VR?WKH?W\SLFDO?DSSURDFK?RI?VSHFLI\LQJ?EXIIHUV?EDVHG?RQ?WKHLU
’&?FXUUHQW?VRXUFLQJ?FDSDELOLW\?LV?QRW?XVHIXO???3&,?EXV?GULYHUV?DUH?VSHFLILHG?LQ?WHUPV?RI
WKHLU?$&?VZLWFKLQJ?FKDUDFWHULVWLFV?UDWKHU?WKDQ?’&?GULYH???6SHFLILFDOO\??WKH?YROWDJH?WR
FXUUHQW?UHODWLRQVKLS??9?,?FXUYH??RI?WKH?GULYHU?WKURXJK?LWV?DFWLYH?VZLWFKLQJ?UDQJH?LV?WKH
SULPDU\?PHDQV?RI?VSHFLILFDWLRQ???7KHVH?9?,?FXUYHV?DUH?WDUJHWHG?DW?DFKLHYLQJ?DFFHSWDEOH
VZLWFKLQJ?EHKDYLRU?LQ?W\SLFDO?FRQILJXUDWLRQV?RI?VL[?ORDGV?RQ?WKH?PRWKHUERDUG?DQG?WZR
H[SDQVLRQ?FRQQHFWRUV?RU?WZR?ORDGV?RQ?WKH?PRWKHUERDUG?DQG?IRXU?H[SDQVLRQ?FRQQHFWRUV?
+RZHYHU??LW?LV?SRVVLEOH?WR?DFKLHYH?GLIIHUHQW?RU?ODUJHU?FRQILJXUDWLRQV?GHSHQGLQJ?RQ?WKH
DFWXDO?HTXLSPHQW?SUDFWLFH??OD\RXW?DUUDQJHPHQW??ORDGHG?LPSHGDQFH?RI?WKH?PRWKHUERDUG?
HWF?
4.2. Component Specification
7KLV?VHFWLRQ?VSHFLILHV?WKH?HOHFWULFDO?DQG?WLPLQJ?SDUDPHWHUV?IRU?3&,?FRPSRQHQWV??L?H??
LQWHJUDWHG?FLUFXLW?GHYLFHV???%RWK??9?DQG????9?UDLO?WR?UDLO?VLJQDOLQJ?HQYLURQPHQWV?DUH
GHILQHG???7KH??9?HQYLURQPHQW?LV?EDVHG?RQ?DEVROXWH?VZLWFKLQJ?YROWDJHV?LQ?RUGHU?WR?EH
FRPSDWLEOH?ZLWK?77/?VZLWFKLQJ?OHYHOV???7KH????9?HQYLURQPHQW??RQ?WKH?RWKHU?KDQG??LV
EDVHG?RQ?9 FF ?UHODWLYH?VZLWFKLQJ?YROWDJHV?DQG?LV?DQ?RSWLPL]HG?&026?DSSURDFK???7KH
LQWHQW?RI?WKH?HOHFWULFDO?VSHFLILFDWLRQ?LV?WKDW?FRPSRQHQWV?FRQQHFW?GLUHFWO\?WRJHWKHU?
ZKHWKHU?RQ?WKH?SODQDU?RU?DQ?H[SDQVLRQ?ERDUG??ZLWKRXW?DQ\?H[WHUQDO?EXIIHUV?RU?RWKHU
?JOXH??
7KHVH?VSHFLILFDWLRQV?DUH?LQWHQGHG?WR?SURYLGH?D?GHVLJQ?GHILQLWLRQ?RI?3&,?FRPSRQHQW
HOHFWULFDO?FRPSOLDQFH?DQG?DUH?QRW??LQ?JHQHUDO??LQWHQGHG?DV?DFWXDO?WHVW?VSHFLILFDWLRQV?
6RPH?RI?WKH?HOHPHQWV?RI?WKLV?GHVLJQ?GHILQLWLRQ?FDQQRW?EH?WHVWHG?LQ?DQ\?SUDFWLFDO?ZD\?EXW
PXVW?EH?JXDUDQWHHG?E\?GHVLJQ?FKDUDFWHUL]DWLRQ???,W?LV?WKH?UHVSRQVLELOLW\?RI?FRPSRQHQW
GHVLJQHUV?DQG?$6,&?YHQGRUV?WR?GHYLVH?DQ?DSSURSULDWH?FRPELQDWLRQ?RI?GHYLFH
FKDUDFWHUL]DWLRQ?DQG?SURGXFWLRQ?WHVWV??FRUUHODWHG?WR?WKH?SDUDPHWHUV?KHUHLQ??LQ?RUGHU?WR
JXDUDQWHH?WKH?3&,?FRPSRQHQW?FRPSOLHV?ZLWK?WKLV?GHVLJQ?GHILQLWLRQ???$OO?FRPSRQHQW
VSHFLILFDWLRQV?KDYH?UHIHUHQFH?WR?D?SDFNDJHG?FRPSRQHQW?DQG??WKHUHIRUH??LQFOXGH?SDFNDJH
SDUDVLWLFV???8QOHVV?VSHFLILFDOO\?VWDWHG?RWKHUZLVH??FRPSRQHQW?SDUDPHWHUV?DSSO\?DW?WKH
SDFNDJH?SLQV??QRW?DW?EDUH?VLOLFRQ?SDGV ?? ?QRU?DW?H[SDQVLRQ?ERDUG?HGJH?FRQQHFWRUV?
28 It may be desirable to perform some production tests at bare silicon pads. Such tests may have different
parameters than those specified here and must be correlated back to this specification.
Revision 2.2
116
7KH?LQWHQW?RI?WKLV?VSHFLILFDWLRQ?LV?WKDW?FRPSRQHQWV?RSHUDWH?ZLWKLQ?WKH???FRPPHUFLDO?
UDQJH?RI?HQYLURQPHQWDO?SDUDPHWHUV???+RZHYHU??WKLV?GRHV?QRW?SUHFOXGH?WKH?RSWLRQ?RI?RWKHU
RSHUDWLQJ?HQYLURQPHQWV?DW?WKH?YHQGRU?V?GLVFUHWLRQ?
3&,?RXWSXW?EXIIHUV?DUH?VSHFLILHG?LQ?WHUPV?RI?WKHLU?9?,?FXUYHV???/LPLWV?RQ?DFFHSWDEOH?9?,
FXUYHV?SURYLGH?IRU?D?PD[LPXP?RXWSXW?LPSHGDQFH?WKDW?FDQ?DFKLHYH?DQ?DFFHSWDEOH?ILUVW?VWHS
YROWDJH?LQ?W\SLFDO?FRQILJXUDWLRQV?DQG?IRU?D?PLQLPXP?RXWSXW?LPSHGDQFH?WKDW?NHHSV?WKH
UHIOHFWHG?ZDYH?ZLWKLQ?UHDVRQDEOH?ERXQGV???3XOO?XS?DQG?SXOO?GRZQ?VLGHV?RI?WKH?EXIIHU?KDYH
VHSDUDWH?9?,?FXUYHV??ZKLFK?DUH?SURYLGHG?ZLWK?WKH?SDUDPHWULF?VSHFLILFDWLRQ???7KH?HIIHFWLYH
EXIIHU?VWUHQJWK?LV?SULPDULO\?VSHFLILHG?E\?DQ?$&?GULYH?SRLQW??ZKLFK?GHILQHV?DQ?DFFHSWDEOH
ILUVW?VWHS?YROWDJH??ERWK?KLJK?JRLQJ?DQG?ORZ?JRLQJ??WRJHWKHU?ZLWK?UHTXLUHG?FXUUHQWV?WR
DFKLHYH?WKDW?YROWDJH?LQ?W\SLFDO?FRQILJXUDWLRQV???7KH?’&?GULYH?SRLQW?VSHFLILHV?VWHDG\?VWDWH
FRQGLWLRQV?WKDW?PXVW?EH?PDLQWDLQHG??EXW?LQ?D?&026?HQYLURQPHQW?WKHVH?DUH?PLQLPDO?DQG
GR?QRW?LQGLFDWH?UHDO?RXWSXW?GULYH?VWUHQJWK???7KH?VKDGHG?DUHDV?RQ?WKH?9?,?FXUYHV?VKRZQ?LQ
)LJXUHV?????DQG?????GHILQH?WKH?DOORZDEOH?UDQJH?IRU?RXWSXW?FKDUDFWHULVWLFV?
,W?LV?SRVVLEOH?WR?XVH?ZHDNHU?RXWSXW?GULYHUV?WKDW?GR?QRW?FRPSO\?ZLWK?WKH?9?,?FXUYHV?RU?PHHW
WKH?WLPLQJ?SDUDPHWHUV?LQ?WKLV?FKDSWHU?LI?WKH\?DUH?VHW?XS?WR?GR?FRQWLQXRXV?VWHSSLQJ?DV
GHVFULEHG?LQ?6HFWLRQ?????????+RZHYHU??WKLV?SUDFWLFH?LV?VWURQJO\?GLVFRXUDJHG?DV?LW?FUHDWHV
YLRODWLRQV?RI?WKH?LQSXW?VHWXS?WLPH?DW?DOO?LQSXWV??DV?ZHOO?DV?KDYLQJ?VLJQLILFDQW?QHJDWLYH
SHUIRUPDQFH?LPSDFWV???,Q?DQ\?FDVH??DOO?RXWSXW?GULYHUV?PXVW?PHHW?WKH?WXUQ?RII??IORDW??WLPLQJ
VSHFLILFDWLRQ?
’&?SDUDPHWHUV?PXVW?EH?VXVWDLQDEOH?XQGHU?VWHDG\?VWDWH??’&??FRQGLWLRQV???$&?SDUDPHWHUV
PXVW?EH?JXDUDQWHHG?XQGHU?WUDQVLHQW?VZLWFKLQJ??$&??FRQGLWLRQV??ZKLFK?PD\?UHSUHVHQW?XS
WR?????RI?WKH?FORFN?F\FOH???7KH?VLJQ?RQ?DOO?FXUUHQW?SDUDPHWHUV??GLUHFWLRQ?RI?FXUUHQW?IORZ?
LV?UHIHUHQFHG?WR?D?JURXQG?LQVLGH?WKH?FRPSRQHQW??WKDW?LV??SRVLWLYH?FXUUHQWV?IORZ?LQWR?WKH
FRPSRQHQW?ZKLOH?QHJDWLYH?FXUUHQWV?IORZ?RXW?RI?WKH?FRPSRQHQW???7KH?EHKDYLRU?RI?UHVHW
?RST#??LV?GHVFULEHG?LQ?6HFWLRQ?????????V\VWHP?VSHFLILFDWLRQ??UDWKHU?WKDQ?LQ?WKLV
?FRPSRQHQW??VHFWLRQ?
7KH?RSWLRQDO?PME# VLJQDO?LV?XQLTXH?EHFDXVH?RI?LWV?XVH?ZKHQ?WKH?V\VWHP?LV?LQ?D?ORZ?
SRZHU?VWDWH?LQ?ZKLFK?WKH?3&,?EXV?DQG?DOO?WKH?SHULSKHUDOV?DWWDFKHG?WR?LW?ZLOO?VRPHWLPHV
KDYH?SRZHU?UHPRYHG???7KLV?UHTXLUHV?FDUHIXO?GHVLJQ?WR?HQVXUH?WKDW?D?YROWDJH?DSSOLHG?WR?WKH
PME#?SLQ?ZLOO?QHYHU?FDXVH?GDPDJH?WR?WKH?SDUW??HYHQ?LI?WKH?FRPSRQHQW¶V?9 FF ?SLQV?DUH?QRW
SRZHUHG???$GGLWLRQDOO\??WKH?GHYLFH?PXVW?HQVXUH?WKDW?LW?GRHV?QRW?SXOO?WKH?VLJQDO?WR?JURXQG
XQOHVV?WKH?PME#?VLJQDO?LV?EHLQJ?LQWHQWLRQDOO\?DVVHUWHG???6HH?WKH?3&,?3RZHU?0DQDJHPHQW
,QWHUIDFH?6SHFLILFDWLRQ?IRU?UHTXLUHPHQWV?IRU?PME#?LQ?V\VWHPV?WKDW?VXSSRUW?LW?
Revision 2.2
117
4.2.1. 5V Signaling Environment
4.2.1.1. DC Specifications
7DEOH?????VXPPDUL]HV?WKH?’&?VSHFLILFDWLRQV?IRU??9?VLJQDOLQJ?
7DEOH???????’&?6SHFLILFDWLRQV?IRU??9?6LJQDOLQJ
Symbol Parameter Condition Min Max Units Notes
V cc Supply Voltage 4.75 5.25 V
V ih Input High Voltage 2.0 V cc +0.5 V
V il Input Low Voltage -0.5 0.8 V
I ih Input High Leakage
Current
V in = 2.7 70 µA 1
I il Input Low Leakage
Current
V in = 0.5 -70 µA 1
V oh Output High Voltage I out = -2 mA 2.4 V
V ol Output Low Voltage I out = 3 mA, 6 mA 0.55 V 2
C in Input Pin Capacitance 10 pF 3
C clk CLK Pin Capacitance 5 12 pF
C IDSEL IDSEL Pin Capacitance 8 pF 4
L pin Pin Inductance 20 nH 5
I Off PME# input leakage V o ≤ 5.25 V
V cc off or floating
– 1 µA 6
NOTES:
1. Input leakage currents include hi-Z output leakage for all bi-directional buffers with tri-state outputs.
2. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull up must have
6 mA; the latter include, FRAME#, TRDY#, IRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, INTA#,
INTB#, INTC#, INTD#, and, when used, AD[63::32], C/BE[7::4]#, PAR64, REQ64#, and ACK64#.
3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK) with an exception granted to
motherboard-only devices up to 16 pF, in order to accommodate PGA packaging. This means, in general,
that components for expansion boards need to use alternatives to ceramic PGA packaging (i.e., PQFP,
SGA, etc.).
4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].
5. This is a recommendation, not an absolute requirement. The actual value should be provided with the
component data sheet.
6. This input leakage is the maximum allowable leakage into the PME# open drain driver when power is
removed from V cc of the component. This assumes that no event has occurred to cause the device to
attempt to assert PME#.
5HIHU?WR?6HFWLRQ????????IRU?VSHFLDO?UHTXLUHPHQWV?IRU?AD[63::32]??C/BE[7::4]#??DQG
PAR64?ZKHQ?WKH\?DUH?QRW?FRQQHFWHG??DV?LQ?D????ELW?H[SDQVLRQ?ERDUG?LQVWDOOHG?LQ?D????ELW
FRQQHFWRU??
Revision 2.2
118
4.2.1.2. AC Specifications
7DEOH?????VXPPDUL]HV?WKH?$&?VSHFLILFDWLRQV?IRU??9?VLJQDOLQJ?
7DEOH???????$&?6SHFLILFDWLRQV?IRU??9?6LJQDOLQJ
Symbol Parameter Condition Min Max Units Notes
I oh(AC)
Switching
0<V out <1.4 -44 mA 1
Current High 1.4<V out <2.4 -44+(V out -1.4)/0.024 mA 1, 2
3.1<V out <V cc Eqt’n A 1, 3
(Test Point) V out = 3.1 -142 mA 3
I ol(AC)
Switching
V out > 2.2 95 mA 1
Current Low 2.2>V out >0.55 V out /0.023 mA 1
0.71>V out >0 Eqt’n B 1, 3
(Test Point) V out = 0.71 206 mA 3
I cl Low Clamp
Current
-5 < V in ≤ -1 -25+(V in +1)/0.015 mA
slew r Output Rise Slew
Rate
0.4V to 2.4V load 1 5 V / ns 4
slew f Output Fall Slew
Rate
2.4V to 0.4V load 1 5 V / ns 4
NOTES:
1. Refer to the V/I curves in Figure 4-2. Switching current characteristics for REQ# and GNT# are permitted
to be one half of that specified here; i.e., half size output drivers may be used on these signals. This
specification does not apply to CLK and RST# which are system outputs. "Switching Current High"
specifications are not relevant to SERR#, PME#, INTA#, INTB#, INTC#, and INTD# which are open drain
outputs.
2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC
drive point rather than toward the voltage rail (as is done in the pull-down curve). This difference is
intended to allow for an optional N-channel pull-up.
3. Maximum current requirements must be met as drivers pull beyond the first step voltage. Equations
defining these maximums (A and B) are provided with the respective diagrams in Figure 4-3. The
equation-defined maximums should be met by design. In order to facilitate component testing, a
maximum current test point is defined for each side of the output driver.
Revision 2.2
119
4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the
instantaneous rate at any point within the transition range. The specified load (diagram below) is optional;
i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI
Local Bus Specification . However, adherence to both maximum and minimum parameters is required (the
maximum is not simply a guideline). Since adherence to the maximum slew rate was not required prior to
revision 2.1 of the specification, there may be components in the market for some time that have faster
edge rates; therefore, motherboard designers must bear in mind that rise and fall times faster than this
specification could occur and should ensure that signal integrity modeling accounts for this. Rise slew
rate does not apply to open drain outputs.
1K Ω
10 pF
output
buffer
pin
1/2 in. max.
Vcc
1K Ω
7KH?PLQLPXP?DQG?PD[LPXP?GULYH?FKDUDFWHULVWLFV?RI?3&,?RXWSXW?EXIIHUV?DUH?GHILQHG?E\
9?,?FXUYHV???7KHVH?FXUYHV?VKRXOG?EH?LQWHUSUHWHG?DV?WUDGLWLRQDO?‡’&·?WUDQVLVWRU?FXUYHV?ZLWK
WKH?IROORZLQJ?H[FHSWLRQV???WKH?‡’&?’ULYH?3RLQW·?LV?WKH?RQO\?SRVLWLRQ?RQ?WKH?FXUYHV?DW
ZKLFK?VWHDG\?VWDWH?RSHUDWLRQ?LV?LQWHQGHG??ZKLOH?WKH?KLJKHU?FXUUHQW?SDUWV?RI?WKH?FXUYHV?DUH
RQO\?UHDFKHG?PRPHQWDULO\?GXULQJ?EXV?VZLWFKLQJ?WUDQVLHQWV???7KH?‡$&?’ULYH?3RLQW·??WKH
UHDO?GHILQLWLRQ?RI?EXIIHU?VWUHQJWK??GHILQHV?WKH?PLQLPXP?LQVWDQWDQHRXV?FXUUHQW?FXUYH
UHTXLUHG?WR?VZLWFK?WKH?EXV?ZLWK?D?VLQJOH?UHIOHFWLRQ???)URP?D?TXLHVFHQW?RU?VWHDG\?VWDWH??WKH
FXUUHQW?DVVRFLDWHG?ZLWK?WKH?$&?GULYH?SRLQW?PXVW?EH?UHDFKHG?ZLWKLQ?WKH?RXWSXW?GHOD\?WLPH?
7 YDO ???1RWH??KRZHYHU??WKDW?WKLV?GHOD\?WLPH?DOVR?LQFOXGHV?QHFHVVDU\?ORJLF?WLPH???7KH
SDUWLWLRQLQJ?RI?7 YDO ?EHWZHHQ?FORFN?GLVWULEXWLRQ??ORJLF??DQG?RXWSXW?EXIIHU?LV?QRW?VSHFLILHG?
EXW?WKH?IDVWHU?WKH?EXIIHU??DV?ORQJ?DV?LW?GRHV?QRW?H[FHHG?WKH?PD[LPXP?ULVH?IDOO?VOHZ?UDWH
VSHFLILFDWLRQ???WKH?PRUH?WLPH?LV?DOORZHG?IRU?ORJLF?GHOD\?LQVLGH?WKH?SDUW???7KH?‡7HVW?3RLQW·
GHILQHV?WKH?PD[LPXP?DOORZDEOH?LQVWDQWDQHRXV?FXUUHQW?FXUYH?LQ?RUGHU?WR?OLPLW?VZLWFKLQJ
QRLVH?DQG?LV?VHOHFWHG?URXJKO\?RQ?D????Ω?ORDG?OLQH?
Revision 2.2
120
Current (mA)
-44 -176
Vcc
Voltage
2.4
1.4
-2
Current (mA)
95 380
Vcc
Voltage
2.2
0.55
3, 6
DC drive
point
AC drive
point
Pull Up Pull Down
DC
drive point
AC drive
point
test
point
test
point
Equation A: Equation B:
, RK ? ???????9 RXW ????????9 RXW ?????? , RO ? ??????9 RXW ??????9 RXW ?
IRU?9FF?!?9RXW?!????Y IRU??Y???9RXW???????Y
)LJXUH???????9?,?&XUYHV?IRU??9?6LJQDOLQJ
$GKHUHQFH?WR?WKHVH?FXUYHV?LV?HYDOXDWHG?DW?ZRUVW?FDVH?FRQGLWLRQV???7KH?PLQLPXP?SXOO?XS
FXUYH?LV?HYDOXDWHG?DW?PLQLPXP?9 FF ?DQG?KLJK?WHPSHUDWXUH???7KH?PLQLPXP?SXOO?GRZQ
FXUYH?LV?HYDOXDWHG?DW?PD[LPXP?9 FF ?DQG?KLJK?WHPSHUDWXUH???7KH?PD[LPXP?FXUYH?WHVW
SRLQWV?DUH?HYDOXDWHG?DW?PD[LPXP?9 FF ?DQG?ORZ?WHPSHUDWXUH?
,QSXWV?DUH?UHTXLUHG?WR?EH?FODPSHG?WR?JURXQG???&ODPSV?WR?WKH??9?UDLO?DUH?RSWLRQDO??EXW?PD\
EH?QHHGHG?WR?SURWHFW????9?LQSXW?GHYLFHV??UHIHU?WR?6HFWLRQ?????????????&ODPSLQJ?GLUHFWO\?WR
WKH????9?UDLO?ZLWK?D?VLPSOH?GLRGH?PXVW?QHYHU?EH?XVHG?LQ?WKH??9?VLJQDOLQJ?HQYLURQPHQW?
:KHQ?GXDO?SRZHU?UDLOV?DUH?XVHG??SDUDVLWLF?GLRGH?SDWKV?FDQ?H[LVW?IURP?RQH?VXSSO\?WR
DQRWKHU???7KHVH?GLRGH?SDWKV?FDQ?EHFRPH?VLJQLILFDQWO\?IRUZDUG?ELDVHG??FRQGXFWLQJ??LI?RQH
RI?WKH?SRZHU?UDLOV?JRHV?RXW?RI?VSHFLILFDWLRQ?PRPHQWDULO\???’LRGH?FODPSV?WR?D?SRZHU?UDLO?
DV?ZHOO?DV?WR?RXWSXW?SXOO?XS?GHYLFHV??PXVW?EH?DEOH?WR?ZLWKVWDQG?VKRUW?FLUFXLW?FXUUHQW?XQWLO
GULYHUV?FDQ?EH?WUL?VWDWHG???5HIHU?WR?6HFWLRQ????????IRU?PRUH?LQIRUPDWLRQ?
4.2.1.3. Maximum AC Ratings and Device Protection
0D[LPXP?$&?ZDYHIRUPV?DUH?LQFOXGHG?KHUH?DV?H[DPSOHV?RI?ZRUVW?FDVH?$&?RSHUDWLQJ
FRQGLWLRQV???,W?LV?UHFRPPHQGHG?WKDW?WKHVH?ZDYHIRUPV?EH?XVHG?DV?TXDOLILFDWLRQ?FULWHULD?
DJDLQVW?ZKLFK?WKH?ORQJ?WHUP?UHOLDELOLW\?RI?D?GHYLFH?LV?HYDOXDWHG???7KLV?LV?QRW?LQWHQGHG?WR?EH
XVHG?DV?D?SURGXFWLRQ?WHVW??LW?LV?LQWHQGHG?WKDW?WKLV?OHYHO?RI?UREXVWQHVV?EH?JXDUDQWHHG?E\
GHVLJQ??7KLV?VHFWLRQ?FRYHUV?$&?RSHUDWLQJ?FRQGLWLRQV?RQO\??’&?FRQGLWLRQV?DUH?VSHFLILHG?LQ
6HFWLRQ?????????
7KH?3&,?HQYLURQPHQW?FRQWDLQV?PDQ\?UHDFWLYH?HOHPHQWV?DQG??LQ?JHQHUDO??PXVW?EH?WUHDWHG?DV
D?QRQ?WHUPLQDWHG??WUDQVPLVVLRQ?OLQH?HQYLURQPHQW???7KH?EDVLF?SUHPLVH?RI?WKH?HQYLURQPHQW
UHTXLUHV?WKDW?D?VLJQDO?UHIOHFW?DW?WKH?HQG?RI?WKH?OLQH?DQG?UHWXUQ?WR?WKH?GULYHU?EHIRUH?WKH
VLJQDO?LV?FRQVLGHUHG?VZLWFKHG???$V?D?FRQVHTXHQFH?RI?WKLV?HQYLURQPHQW??XQGHU?FHUWDLQ
FRQGLWLRQV?RI?GULYHUV??GHYLFH?WRSRORJ\??ERDUG?LPSHGDQFH??HWF???WKH??RSHQ?FLUFXLW??YROWDJH
DW?WKH?SLQV?RI?3&,?GHYLFHV?ZLOO?H[FHHG?WKH?H[SHFWHG?JURXQG?WR?9 FF ?YROWDJH?UDQJH?E\?D
Revision 2.2
121
FRQVLGHUDEOH?DPRXQW???7KH?WHFKQRORJ\?XVHG?WR?LPSOHPHQW?3&,?FDQ?YDU\?IURP?YHQGRU?WR
YHQGRU??VR?LW?FDQQRW?EH?DVVXPHG?WKDW?WKH?WHFKQRORJ\?LV?QDWXUDOO\?LPPXQH?WR?WKHVH?HIIHFWV?
7KLV?XQGHU???RYHU?YROWDJH?VSHFLILFDWLRQ?SURYLGHV?D?V\QWKHWLF?ZRUVW?FDVH?$&?HQYLURQPHQW?
DJDLQVW?ZKLFK?WKH?ORQJ?WHUP?UHOLDELOLW\?RI?D?GHYLFH?FDQ?EH?HYDOXDWHG?
$OO?LQSXW??EL?GLUHFWLRQDO??DQG?WUL?VWDWH?RXWSXWV?XVHG?RQ?HDFK?3&,?GHYLFH?PXVW?EH?FDSDEOH?RI
FRQWLQXRXV?H[SRVXUH?WR?WKH?IROORZLQJ?V\QWKHWLF?ZDYHIRUP?ZKLFK?LV?DSSOLHG?ZLWK?WKH
HTXLYDOHQW?RI?D?]HUR?LPSHGDQFH?YROWDJH?VRXUFH?GULYLQJ?D?VHULHV?UHVLVWRU?GLUHFWO\?LQWR?HDFK
LQSXW?RU?WUL?VWDWHG?RXWSXW?SLQ?RI?WKH?3&,?GHYLFH???7KH?ZDYHIRUP?SURYLGHG?E\?WKH?YROWDJH
VRXUFH??RU?RSHQ?FLUFXLW?YROWDJH??DQG?WKH?UHVLVWRU?YDOXH?DUH?VKRZQ?LQ?)LJXUH???????7KH?RSHQ
FLUFXLW?ZDYHIRUP?LV?D?FRPSRVLWH?RI?VLPXODWHG?ZRUVW?FDVHV ?? ??VRPH?KDG?QDUURZHU?SXOVH
ZLGWKV??ZKLOH?RWKHUV?KDG?ORZHU?YROWDJH?SHDNV???7KH?UHVLVWRU?LV?FDOFXODWHG?WR?SURYLGH?D
ZRUVW?FDVH?FXUUHQW?LQWR?DQ?HIIHFWLYH??LQWHUQDO??FODPS?GLRGH???1RWH?WKDW?
• 7KH?YROWDJH?ZDYHIRUP?LV?VXSSOLHG?DW?WKH?UHVLVWRU?VKRZQ?LQ?WKH?HYDOXDWLRQ?VHWXS??QRW
WKH?SDFNDJH?SLQ?
• :LWK?HIIHFWLYH?FODPSLQJ??WKH?ZDYHIRUP?DW?WKH?SDFNDJH?SLQ?ZLOO?EH?JUHDWO\?UHGXFHG?
• 7KH?XSSHU?FODPS?LV?RSWLRQDO??EXW?LI?XVHG??LW?PXVW?EH?FRQQHFWHG?WR?WKH??9?VXSSO\?RU?WKH
9 ,?2? SODQH?RI?WKH?H[SDQVLRQ?ERDUG?EXW?QHYHU ?? ?WKH????9?VXSSO\?
• )RU?GHYLFHV?EXLOW?LQ?‡??YROW?WHFKQRORJ\?·?WKH?XSSHU?FODPS?LV??LQ?SUDFWLFH??UHTXLUHG?IRU
GHYLFH?SURWHFWLRQ?
• ,Q?RUGHU?WR?OLPLW?VLJQDO?ULQJLQJ?LQ?V\VWHPV?WKDW?WHQG?WR?JHQHUDWH?ODUJH?RYHUVKRRWV?
PRWKHUERDUG?YHQGRUV?PD\?ZLVK?WR?XVH?OD\RXW?WHFKQLTXHV?WR?ORZHU?FLUFXLW?LPSHGDQFH?
4 nSec
(max)
11 v, p-to-p
(minimum)
11 nSec
(min)
62.5 nSec
(16 MHz)
Overvoltage Waveform
Voltage Source Impedance
R = 55 Ω
10.75 v, p-to-p
(minimum)
Undervoltage Waveform
Voltage Source Impedance
R = 25 Ω
+ 5.25 v
- 5.5 v
+ 11 v
0 v
V
Evaluation
Setup
R
Input
Buffer
5v. supply
)LJXUH???????0D[LPXP?$&?:DYHIRUPV?IRU??9?6LJQDOLQJ
29 Waveforms based on worst case (strongest) driver, maximum and minimum system configurations, with
no internal clamp diodes.
30 It is possible to use alternative clamps, such as a diode stack to the 3.3V rail or a circuit to ground, if it
can be insured that the I/O pin will never be clamped below the 5V level.
Revision 2.2
122
4.2.2. 3.3V Signaling Environment
4.2.2.1. DC Specifications
7DEOH?????VXPPDUL]HV?WKH?’&?VSHFLILFDWLRQV?IRU????9?VLJQDOLQJ?
7DEOH???????’&?6SHFLILFDWLRQV?IRU????9?6LJQDOLQJ
Symbol Parameter Condition Min Max Units Notes
V cc Supply Voltage 3.0 3.6 V
V ih Input High Voltage 0.5V cc V cc + 0.5 V
V il Input Low Voltage -0.5 0.3V cc V
V ipu Input Pull-up Voltage 0.7V cc V 1
I il Input Leakage Current 0 < V in < V cc +10 µA 2
V oh Output High Voltage I out = -500 µA 0.9V cc V
V ol Output Low Voltage I out = 1500 µA 0.1V cc V
C in Input Pin Capacitance 10 pF 3
C clk CLK Pin Capacitance 5 12 pF
C IDSEL IDSEL Pin Capacitance 8 pF 4
L pin Pin Inductance 20 nH 5
I Off PME# input leakage V o ≤ 3.6 V
V cc off or
floating
– 1 µA 6
NOTES:
1. This specification should be guaranteed by design. It is the minimum voltage to which pull-up resistors
are calculated to pull a floated network. Applications sensitive to static power utilization must assure that
the input buffer is conducting minimum current at this input voltage.
2. Input leakage currents include hi-Z output leakage for all bi-directional buffers with tri-state outputs.
3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK) with an exception granted to
motherboard-only devices up to 16 pF in order to accommodate PGA packaging. This would mean in
general that components for expansion boards need to use alternatives to ceramic PGA packaging; i.e.,
PQFP, SGA, etc.
4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].
5. This is a recommendation, not an absolute requirement. The actual value should be provided with the
component data sheet.
6. This input leakage is the maximum allowable leakage into the PME# open drain driver when power is
removed from V cc of the component. This assumes that no event has occurred to cause the device to
attempt to assert PME#.
5HIHU?WR?6HFWLRQ????????IRU?VSHFLDO?UHTXLUHPHQWV?IRU?AD[63::32]??C/BE[7::4]#??DQG
PAR64?ZKHQ?WKH\?DUH?QRW?FRQQHFWHG??DV?LQ?D????ELW?H[SDQVLRQ?ERDUG?LQVWDOOHG?LQ?D????ELW
FRQQHFWRU??
Revision 2.2
123
4.2.2.2. AC Specifications
7DEOH?????VXPPDUL]HV?WKH?$&?VSHFLILFDWLRQV?IRU????9?VLJQDOLQJ?
7DEOH???????$&?6SHFLILFDWLRQV?IRU????9?6LJQDOLQJ
Symbol Parameter Condition Min Max Units Notes
I oh(AC)
Switching
0<V out <0.3V cc -12V cc mA 1
Current High 0.3V cc <V out <0.9V cc -17.1(V cc -V out ) mA 1
0.7V cc <V out <V cc Eqt’n C 1, 2
(Test Point) V out = 0.7V cc -32V cc mA 2
I ol(AC)
Switching
V cc >V out >0.6V cc 16V cc mA 1
Current Low 0.6V cc >V out >0.1V cc 26.7V out mA 1
0.18V cc >V out >0 Eqt’n D 1, 2
(Test Point) V out = 0.18V cc 38V cc mA 2
I cl Low Clamp
Current
-3<V in ≤ -1 -25+(V in +1)/0.015 mA
I ch High Clamp
Current
V cc +4>V in ≥ V cc +1 25+(V in -V cc -1)/0.015 mA
slew r
Output Rise Slew
Rate
0.2V cc - 0.6V cc load 1 4 V/ns 3
slew f
Output Fall Slew
Rate
0.6V cc - 0.2V cc l load 1 4 V/ns 3
NOTES:
1. Refer to the V/I curves in Figure 4-4. Switching current characteristics for REQ# and GNT# are permitted
to be one half of that specified here; i.e., half size output drivers may be used on these signals. This
specification does not apply to CLK and RST# which are system outputs. "Switching Current High"
specifications are not relevant to SERR#, PME#, INTA#, INTB#, INTC#, and INTD# which are open drain
outputs.
2. Maximum current requirements must be met as drivers pull beyond the first step voltage. Equations
defining these maximums (C and D) are provided with the respective diagrams in Figure 4-5. The
equation-defined maximums should be met by design. In order to facilitate component testing, a
maximum current test point is defined for each side of the output driver.
3. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the
instantaneous rate at any point within the transition range. The specified load (diagram below) is optional;
i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI
Local Bus Specification . However, adherence to both maximum and minimum parameters is required (the
maximum is not simply a guideline). Rise slew rate does not apply to open drain outputs.
1K Ω
10 pF
output
buffer
pin
1/2 in. max.
Vcc
1K Ω
7KH?PLQLPXP?DQG?PD[LPXP?GULYH?FKDUDFWHULVWLFV?RI?3&,?RXWSXW?EXIIHUV?DUH?GHILQHG?E\
9?,?FXUYHV???7KHVH?FXUYHV?VKRXOG?EH?LQWHUSUHWHG?DV?WUDGLWLRQDO?‡’&·?WUDQVLVWRU?FXUYHV?ZLWK
WKH?IROORZLQJ?H[FHSWLRQV???WKH?‡’&?’ULYH?3RLQW·?LV?WKH?RQO\?SRVLWLRQ?RQ?WKH?FXUYHV?DW
ZKLFK?VWHDG\?VWDWH?RSHUDWLRQ?LV?LQWHQGHG??ZKLOH?WKH?KLJKHU?FXUUHQW?SDUWV?RI?WKH?FXUYHV?DUH
Revision 2.2
124
RQO\?UHDFKHG?PRPHQWDULO\?GXULQJ?EXV?VZLWFKLQJ?WUDQVLHQWV???7KH?‡$&?’ULYH?3RLQW·??WKH
UHDO?GHILQLWLRQ?RI?EXIIHU?VWUHQJWK??GHILQHV?WKH?PLQLPXP?LQVWDQWDQHRXV?FXUUHQW?FXUYH
UHTXLUHG?WR?VZLWFK?WKH?EXV?ZLWK?D?VLQJOH?UHIOHFWLRQ???)URP?D?TXLHVFHQW?RU?VWHDG\?VWDWH??WKH
FXUUHQW?DVVRFLDWHG?ZLWK?WKH?$&?GULYH?SRLQW?PXVW?EH?UHDFKHG?ZLWKLQ?WKH?RXWSXW?GHOD\?WLPH?
7 YDO ???1RWH??KRZHYHU??WKDW?WKLV?GHOD\?WLPH?DOVR?LQFOXGHV?QHFHVVDU\?ORJLF?WLPH???7KH
SDUWLWLRQLQJ?RI?7 YDO ?EHWZHHQ?FORFN?GLVWULEXWLRQ??ORJLF??DQG?RXWSXW?EXIIHU?LV?QRW?VSHFLILHG?
EXW?WKH?IDVWHU?WKH?EXIIHU??DV?ORQJ?DV?LW?GRHV?QRW?H[FHHG?WKH?PD[LPXP?ULVH?IDOO?VOHZ?UDWH
VSHFLILFDWLRQ???WKH?PRUH?WLPH?LV?DOORZHG?IRU?ORJLF?GHOD\?LQVLGH?WKH?SDUW???7KH?‡7HVW?3RLQW·
GHILQHV?WKH?PD[LPXP?DOORZDEOH?LQVWDQWDQHRXV?FXUUHQW?FXUYH?LQ?RUGHU?WR?OLPLW?VZLWFKLQJ
QRLVH?DQG?LV?VHOHFWHG?URXJKO\?RQ?D????Ω?ORDG?OLQH?
$GKHUHQFH?WR?WKHVH?FXUYHV?LV?HYDOXDWHG?DW?ZRUVW?FDVH?FRQGLWLRQV???7KH?PLQLPXP?SXOO?XS
FXUYH?LV?HYDOXDWHG?DW?PLQLPXP?9 FF ?DQG?KLJK?WHPSHUDWXUH???7KH?PLQLPXP?SXOO?GRZQ
FXUYH?LV?HYDOXDWHG?DW?PD[LPXP?9 FF ?DQG?KLJK?WHPSHUDWXUH???7KH?PD[LPXP?FXUYH?WHVW
SRLQWV?DUH?HYDOXDWHG?DW?PD[LPXP?9 FF ?DQG?ORZ?WHPSHUDWXUH?
DC
drive point
Current (mA)
-12
Vcc
Voltage
0.9
Vcc
-0.5 16
Vcc
1.5
0.1
Vcc
0.6
Vcc
64
0.3
Vcc
Pull Up
-48
Current (mA)
Voltage
DC drive
point
AC drive
point
Pull Down
AC drive
point
test
point
test
point
0.5 Vcc
(TXDWLRQ?&? (TXDWLRQ?’?
, RK ? ???????9FF???9 RXW ?9 FF ???9 RXW ????9 FF ? , RO ? ??????9 FF ??9 RXW ??9 FF ?9 RXW ?
IRU?9 FF ?!?9 RXW ?!?????9 FF IRU??Y???9 RXW ????????9 FF
)LJXUH???????9?,?&XUYHV?IRU????9?6LJQDOLQJ
,QSXWV?DUH?UHTXLUHG?WR?EH?FODPSHG?WR?ERWK?JURXQG?DQG?9 FF ?????9??UDLOV???:KHQ?GXDO
SRZHU?UDLOV?DUH?XVHG??SDUDVLWLF?GLRGH?SDWKV?FRXOG?H[LVW?IURP?RQH?VXSSO\?WR?DQRWKHU???7KHVH
GLRGH?SDWKV?FDQ?EHFRPH?VLJQLILFDQWO\?IRUZDUG?ELDVHG??FRQGXFWLQJ??LI?RQH?RI?WKH?SRZHU
UDLOV?JRHV?RXW?RI?VSHFLILFDWLRQ?PRPHQWDULO\???’LRGH?FODPSV?WR?D?SRZHU?UDLO??DV?ZHOO?DV
RXWSXW?SXOO?XS?GHYLFHV??PXVW?EH?DEOH?WR?ZLWKVWDQG?VKRUW?FLUFXLW?FXUUHQW?XQWLO?GULYHUV?FDQ?EH
WUL?VWDWHG???5HIHU?WR?6HFWLRQ????????IRU?PRUH?LQIRUPDWLRQ?
Revision 2.2
125
4.2.2.3. Maximum AC Ratings and Device Protection
5HIHU?WR?WKH??0D[LPXP?$&?5DWLQJV??VHFWLRQ?LQ?WKH??9?VLJQDOLQJ?HQYLURQPHQW?
0D[LPXP?$&?ZDYHIRUPV?DUH?LQFOXGHG?KHUH?DV?H[DPSOHV?RI?ZRUVW?FDVH?$&?RSHUDWLQJ
FRQGLWLRQV???,W?LV?UHFRPPHQGHG?WKDW?WKHVH?ZDYHIRUPV?EH?XVHG?DV?TXDOLILFDWLRQ?FULWHULD
DJDLQVW?ZKLFK?WKH?ORQJ?WHUP?UHOLDELOLW\?RI?D?GHYLFH?LV?HYDOXDWHG???7KLV?LV?QRW?LQWHQGHG?WR?EH
XVHG?DV?D?SURGXFWLRQ?WHVW??LW?LV?LQWHQGHG?WKDW?WKLV?OHYHO?RI?UREXVWQHVV?EH?JXDUDQWHHG?E\
GHVLJQ???7KLV?VHFWLRQ?FRYHUV?$&?RSHUDWLQJ?FRQGLWLRQV?RQO\??’&?FRQGLWLRQV?DUH?VSHFLILHG
LQ?6HFWLRQ?????????
$OO?LQSXW??EL?GLUHFWLRQDO??DQG?WUL?VWDWH?RXWSXWV?XVHG?RQ?HDFK?3&,?GHYLFH?PXVW?EH?FDSDEOH?RI
FRQWLQXRXV?H[SRVXUH?WR?WKH?IROORZLQJ?V\QWKHWLF?ZDYHIRUP??ZKLFK?LV?DSSOLHG?ZLWK?WKH
HTXLYDOHQW?RI?D?]HUR?LPSHGDQFH?YROWDJH?VRXUFH?GULYLQJ?D?VHULHV?UHVLVWRU?GLUHFWO\?LQWR?HDFK
LQSXW?RU?WUL?VWDWHG?RXWSXW?SLQ?RI?WKH?3&,?GHYLFH???7KH?ZDYHIRUP?SURYLGHG?E\?WKH?YROWDJH
VRXUFH??RU?RSHQ?FLUFXLW?YROWDJH??DQG?WKH?UHVLVWRU?YDOXH?DUH?VKRZQ?LQ?)LJXUH???????7KH?RSHQ
FLUFXLW?ZDYHIRUP?LV?D?FRPSRVLWH?RI?VLPXODWHG?ZRUVW?FDVHV??VRPH?KDG?QDUURZHU?SXOVH
ZLGWKV??ZKLOH?RWKHUV?KDG?ORZHU?YROWDJH?SHDNV???7KH?UHVLVWRU?LV?FDOFXODWHG?WR?SURYLGH?D
ZRUVW?FDVH?FXUUHQW?LQWR?DQ?HIIHFWLYH??LQWHUQDO??FODPS?GLRGH???1RWH?WKDW?
• 7KH?YROWDJH?ZDYHIRUP?LV?VXSSOLHG?DW?WKH?UHVLVWRU?VKRZQ?LQ?WKH?HYDOXDWLRQ?VHWXS??127
WKH?SDFNDJH?SLQ?
• :LWK?HIIHFWLYH?FODPSLQJ??WKH?ZDYHIRUP?DW?WKH?SDFNDJH?SLQ?ZLOO?EH?JUHDWO\?UHGXFHG?
• ,Q?RUGHU?WR?OLPLW?VLJQDO?ULQJLQJ?LQ?V\VWHPV?WKDW?WHQG?WR?JHQHUDWH?ODUJH?RYHUVKRRWV?
PRWKHUERDUG?YHQGRUV?PD\?ZLVK?WR?XVH?OD\RXW?WHFKQLTXHV?WR?ORZHU?FLUFXLW?LPSHGDQFH?
4 nSec
(max)
7.1 v, p-to-p
(minimum)
11 nSec
(min)
62.5 nSec
(16 MHz)
Overvoltage Waveform
Voltage Source Impedance
R = 29 Ω
7.1 v, p-to-p
(minimum)
Undervoltage Waveform
Voltage Source Impedance
R = 28 Ω
+ 3.6 v
- 3.5 v
+ 7.1 v
0 v
V
Evaluation
Setup
R
Input
Buffer
3.3v. supply
)LJXUH???????0D[LPXP?$&?:DYHIRUPV?IRU????9?6LJQDOLQJ
Revision 2.2
126
4.2.3. Timing Specification
4.2.3.1. Clock Specification
7KH?FORFN?ZDYHIRUP?PXVW?EH?GHOLYHUHG?WR?HDFK?3&,?FRPSRQHQW?LQ?WKH?V\VWHP???,Q?WKH?FDVH
RI?H[SDQVLRQ?ERDUGV??FRPSOLDQFH?ZLWK?WKH?FORFN?VSHFLILFDWLRQ?LV?PHDVXUHG?DW?WKH
H[SDQVLRQ?ERDUG?FRPSRQHQW?QRW?DW?WKH?FRQQHFWRU?VORW???)LJXUH?????VKRZV?WKH?FORFN
ZDYHIRUP?DQG?UHTXLUHG?PHDVXUHPHQW?SRLQWV?IRU?ERWK??9?DQG????9?VLJQDOLQJ
HQYLURQPHQWV???7DEOH?????VXPPDUL]HV?WKH?FORFN?VSHFLILFDWLRQV???5HIHU?WR?LWHP???LQ
6HFWLRQ???????IRU?VSHFLDO?FRQVLGHUDWLRQV?ZKHQ?XVLQJ?3&,?WR?3&,?EULGJHV?RQ?H[SDQVLRQ
ERDUGV?RU?ZKHQ?H[SDQVLRQ?ERDUG?VORWV?DUH?ORFDWHG?GRZQVWUHDP?RI?D?3&,?WR?3&,?EULGJH?
2.0 v
0.8 v
1.5 v
2.4 v
0.4 v
2 v, p-to-p
(minimum)
T_high
T_low
0.3 Vcc
T_cyc
0.5 Vcc
5 volt Clock
3.3 volt Clock
0.4 Vcc
0.6 Vcc
0.2 Vcc
0.4 Vcc, p-to-p
(minimum)
)LJXUH???????&ORFN?:DYHIRUPV
Revision 2.2
127
7DEOH???????&ORFN?DQG?5HVHW?6SHFLILFDWLRQV
Symbol Parameter Min Max Units Notes
T cyc CLK Cycle Time 30
∞
ns 1
T high CLK High Time 11 ns
T low CLK Low Time 11 ns
- CLK Slew Rate 1 4 V/ns 2
- RST# Slew Rate 50 - mV/ns 3
NOTES:
1. In general, all PCI components must work with any clock frequency between
nominal DC and 33 MHz. Device operational parameters at frequencies under
16 MHz may be guaranteed by design rather than by testing. The clock
frequency may be changed at any time during the operation of the system so
long as the clock edges remain "clean" (monotonic) and the minimum cycle
and high and low times are not violated. For example, the use of spread
spectrum techniques to reduce EMI emissions is included in this requirement.
Refer to Section 7.6.41. for the spread spectrum requirements for 66 MHz.
The clock may only be stopped in a low state. A variance on this specification
is allowed for components designed for use on the system motherboard only.
These components may operate at any single fixed frequency up to 33 MHz
and may enforce a policy of no frequency changes.
2. Rise and fall times are specified in terms of the edge rate measured in V/ns.
This slew rate must be met across the minimum peak-to-peak portion of the
clock waveform as shown in Figure 4-6.
3. The minimum RST# slew rate applies only to the rising (deassertion) edge of
the reset signal and ensures that system noise cannot render an otherwise
monotonic signal to appear to bounce in the switching range. RST#
waveforms and timing are discussed in Section 4.3.2.
Revision 2.2
128
4.2.3.2. Timing Parameters
7DEOH?????SURYLGHV?WKH?WLPLQJ?SDUDPHWHUV?IRU??9?DQG????9?VLJQDOLQJ?HQYLURQPHQWV?
7DEOH????????9?DQG????9?7LPLQJ?3DUDPHWHUV
Symbol Parameter Min Max Units Notes
T val CLK to Signal Valid Delay - bused signals 2 11 ns 1, 2, 3
T val (ptp) CLK to Signal Valid Delay - point to point 2 12 ns 1, 2, 3
T on Float to Active Delay 2 ns 1, 7
T off Active to Float Delay 28 ns 1, 7
T su Input Setup Time to CLK - bused signals 7 ns 3, 4, 8
T su (ptp) Input Setup Time to CLK - point to point 10, 12 ns 3, 4
T h Input Hold Time from CLK 0 ns 4
T rst Reset active time after power stable 1 ms 5
T rst-clk Reset active time after CLK STABLE 100 µs 5
T rst-off Reset Active to Output Float delay 40 ns 5, 6,7
T rrsu REQ64# to RST# Setup time 10*T cyc ns
T rrh RST# to REQ64# Hold time 0 50 ns
T rhfa RST# High to First configuration Access 2
25
clocks
T rhff RST# High to First FRAME# assertion 5 clocks
NOTES:
1. See the timing measurement conditions in Figure 4-7.
2. For parts compliant to the 5V signaling environment:
Minimum times are evaluated with 0 pF equivalent load; maximum times are evaluated with 50 pF
equivalent load. Actual test capacitance may vary, but results must be correlated to these
specifications. Note that faster buffers may exhibit some ring back when attached to a 50 pF lump
load which should be of no consequence as long as the output buffers are in full compliance with
slew rate and V/I curve specifications.
For parts compliant to the 3.3V signaling environment:
Minimum times are evaluated with same load used for slew rate measurement (as shown in
Table 4-4, note 3); maximum times are evaluated with the following load circuits, for high-going
and low-going edges respectively.
25 Ω
10 pF
Vcc
1/2 in. max.
25 Ω
10 pF
Tval(max) Rising Edge
1/2 in. max.
output
buffer
pin
Tval(max) Falling Edge
3. REQ# and GNT# are point-to-point signals and have different output valid delay and input setup times
than do bused signals. GNT# has a setup of 10; REQ# has a setup of 12. All other signals are bused.
4. See the timing measurement conditions in Figure 4-8.
5. CLK is stable when it meets the requirements in Section 4.2.3.1. RST# is asserted and deasserted
asynchronously with respect to CLK. Refer to Section 4.3.2. for more information.
Revision 2.2
129
6. All output drivers must be asynchronously floated when RST# is active. Refer to Section 3.10.2. for
special requirements for AD[63::32], C/BE[7::4]#, and PAR64 when they are not connected (as in a 64-bit
expansion board installed in a 32-bit connector).
7. For purposes of Active/Float timing measurements, the Hi-Z or “off” state is defined to be when the total
current delivered through the component pin is less than or equal to the leakage current specification.
8. Setup time applies only when the device is not driving the pin. Devices cannot drive and receive signals
at the same time. Refer to Section 3.10., item 9, for additional details.
4.2.3.3. Measurement and Test Conditions
)LJXUHV?????DQG?????GHILQH?WKH?FRQGLWLRQV?XQGHU?ZKLFK?WLPLQJ?PHDVXUHPHQWV?DUH?PDGH?
7KH?FRPSRQHQW?WHVW?JXDUDQWHHV?WKDW?DOO?WLPLQJV?DUH?PHW?ZLWK?PLQLPXP?FORFN?VOHZ?UDWH
?VORZHVW?HGJH??DQG?YROWDJH?VZLQJ???7KH?GHVLJQ?PXVW?JXDUDQWHH?WKDW?PLQLPXP?WLPLQJV?DUH
DOVR?PHW?ZLWK?PD[LPXP?FORFN?VOHZ?UDWH??IDVWHVW?HGJH??DQG?YROWDJH?VZLQJ???,Q?DGGLWLRQ?
WKH?GHVLJQ?PXVW?JXDUDQWHH?SURSHU?LQSXW?RSHUDWLRQ?IRU?LQSXW?YROWDJH?VZLQJV?DQG?VOHZ?UDWHV
WKDW?H[FHHG?WKH?VSHFLILHG?WHVW?FRQGLWLRQV?
CLK
OUTPUT
DELAY
T_val
T_on
V_test
T_off
Tri-State
OUTPUT
V_test (5v. signaling)
V_trise, V_tfall (3.3v. signaling)
V_th
V_tl
output current leakage current
)LJXUH???????2XWSXW?7LPLQJ?0HDVXUHPHQW?&RQGLWLRQV
INPUT
inputs
valid
V_th
V_tl
T_h
T_su
CLK
V_test
V_test
V_test V_max
V_th
V_tl
)LJXUH???????,QSXW?7LPLQJ?0HDVXUHPHQW?&RQGLWLRQV
Revision 2.2
130
7DEOH???????0HDVXUH?&RQGLWLRQ?3DUDPHWHUV
Symbol 5V Signaling 3.3V Signaling Units
V th 2.4 0.6V cc V (Note)
V tl 0.4 0.2V cc V (Note)
V test 1.5 0.4V cc V
V trise n/a 0.285V cc V
V tfall n/a 0.615V cc V
V max 2.0 0.4V cc V (Note)
Input Signal
Edge Rate
1 V / ns
NOTE:
The input test for the 5V environment is done with 400 mV of overdrive
(over V ih and V il ); the test for the 3.3V environment is done with
0.1V cc of overdrive. Timing parameters must be met with no more
overdrive than this. V max specifies the maximum peak-to-peak
waveform allowed for measuring input timing. Production testing may
use different voltage values, but must correlate results back to these
parameters.
4.2.4. Indeterminate Inputs and Metastability
$W?WLPHV??YDULRXV?LQSXWV?PD\?EH?LQGHWHUPLQDWH???&RPSRQHQWV?PXVW?DYRLG?ORJLFDO
RSHUDWLRQDO?HUURUV?DQG?PHWDVWDELOLW\?E\?VDPSOLQJ?LQSXWV?RQO\?RQ??TXDOLILHG??FORFN?HGJHV?
,Q?JHQHUDO??V\QFKURQRXV?VLJQDOV?DUH?DVVXPHG?WR?EH?YDOLG?DQG?GHWHUPLQDWH?RQO\?DW?WKH?FORFN
HGJH?RQ?ZKLFK?WKH\?DUH?‡TXDOLILHG·??UHIHU?WR?6HFWLRQ???????
6\VWHP?GHVLJQV?PXVW?DVVXUH?WKDW?IORDWLQJ?LQSXWV?DUH?ELDVHG?DZD\?IURP?WKH?VZLWFKLQJ
UHJLRQ?LQ?RUGHU?WR?DYRLG?ORJLFDO??HOHFWULFDO??WKHUPDO??RU?UHOLDELOLW\?SUREOHPV???,Q?JHQHUDO??LW
LV?QRW?SRVVLEOH?WR?DYRLG?VLWXDWLRQV?ZKHUH?ORZ?VOHZ?UDWH?VLJQDOV??H?J???UHVLVWLYHO\?FRXSOHG
IDSEL??SDVV?WKURXJK?WKH?VZLWFKLQJ?UHJLRQ?DW?WKH?WLPH?RI?D?FORFN?HGJH??EXW?WKH\?PXVW?QRW
EH?DOORZHG?WR?UHPDLQ?DW?WKH?WKUHVKROG?SRLQW?IRU?PDQ\?FORFN?SHULRGV???)UHTXHQWO\??D?SUH?
FKDUJHG?EXV?PD\?EH?DVVXPHG?WR?UHWDLQ?LWV?VWDWH?ZKLOH?QRW?GULYHQ?IRU?D?IHZ?FORFN?SHULRGV
GXULQJ?EXV?WXUQDURXQG?
7KHUH?DUH?VSHFLILF?LQVWDQFHV?ZKHQ?VLJQDOV?DUH?NQRZQ?WR?EH?LQGHWHUPLQDWH???7KHVH?PXVW?EH
FDUHIXOO\?FRQVLGHUHG?LQ?DQ\?GHVLJQ?
$OO?AD[31::00]??C/BE[3::0]#??DQG?PAR?SLQV?DUH?LQGHWHUPLQDWH?ZKHQ?WUL?VWDWHG?IRU?EXV
WXUQDURXQG???7KLV?ZLOO?VRPHWLPHV?ODVW?IRU?VHYHUDO?F\FOHV?ZKLOH?ZDLWLQJ?IRU?D?GHYLFH?WR
UHVSRQG?DW?WKH?EHJLQQLQJ?RI?D?WUDQVDFWLRQ?
7KH?IDSEL?SLQ?LV?LQGHWHUPLQDWH?DW?DOO?WLPHV?H[FHSW?GXULQJ?FRQILJXUDWLRQ?F\FOHV???,I?D
UHVLVWLYH?FRQQHFWLRQ?WR?DQ?AD?OLQH?LV?XVHG??LW?PD\?WHQG?WR?IORDW?DURXQG?WKH?VZLWFKLQJ
UHJLRQ?PXFK?RI?WKH?WLPH?
Revision 2.2
131
7KH?PME#?DQG?SERR#?SLQV?PXVW?EH?FRQVLGHUHG?LQGHWHUPLQDWH?IRU?D?QXPEHU?RI?F\FOHV
DIWHU?WKH\?KDYH?EHHQ?GHDVVHUWHG?
1HDUO\?DOO?VLJQDOV?ZLOO?EH?LQGHWHUPLQDWH?IRU?DV?ORQJ?DV?RST#?LV?DVVHUWHG?DQG?IRU?D?SHULRG
RI?WLPH?DIWHU?LW?LV?UHOHDVHG???3LQV?ZLWK?SXOO?XS?UHVLVWRUV?ZLOO?HYHQWXDOO\?UHVROYH?KLJK?
4.2.5. Vendor Provided Specification
7KH?YHQGRU?RI?D?3&,?V\VWHP?LV?UHVSRQVLEOH?IRU?HOHFWULFDO?VLPXODWLRQ?RI?WKH?3&,?EXV?DQG
FRPSRQHQWV?WR?JXDUDQWHH?SURSHU?RSHUDWLRQ??7R?KHOS?IDFLOLWDWH?WKLV?HIIRUW??FRPSRQHQW
YHQGRUV?DUH?HQFRXUDJHG?WR?PDNH?WKH?IROORZLQJ?LQIRUPDWLRQ?DYDLODEOH????,W?LV
UHFRPPHQGHG?WKDW?FRPSRQHQW?YHQGRUV?PDNH?WKLV?LQIRUPDWLRQ?HOHFWURQLFDOO\?DYDLODEOH?LQ
WKH?,%,6?PRGHO?IRUPDW??
• 3LQ?FDSDFLWDQFH?IRU?DOO?SLQV?
• 3LQ?LQGXFWDQFH?IRU?DOO?SLQV?
• 2XWSXW?9?,?FXUYHV?XQGHU?VZLWFKLQJ?FRQGLWLRQV???7ZR?FXUYHV?VKRXOG?EH?JLYHQ?IRU?HDFK
RXWSXW?W\SH?XVHG???RQH?IRU?GULYLQJ?KLJK??WKH?RWKHU?IRU?GULYLQJ?ORZ???%RWK?VKRXOG?VKRZ
EHVW?W\SLFDO?ZRUVW?FXUYHV???$OVR???EH\RQG?WKH?UDLO??UHVSRQVH?LV?FULWLFDO??VR?WKH?YROWDJH
UDQJH?VKRXOG?VSDQ???9?WR???9?IRU??9?VLJQDOLQJ?DQG???9?WR??9?IRU????9?VLJQDOLQJ?
• ,QSXW?9?,?FXUYHV?XQGHU?VZLWFKLQJ?FRQGLWLRQV???$?9?,?FXUYH?RI?WKH?LQSXW?VWUXFWXUH?ZKHQ
WKH?RXWSXW?LV?WUL?VWDWHG?LV?DOVR?LPSRUWDQW???7KLV?SORW?VKRXOG?DOVR?VKRZ?EHVW?W\SLFDO?
ZRUVW?FXUYHV?RYHU?WKH?UDQJH?RI???WR?9 FF ?
• 5LVH?IDOO?VOHZ?UDWHV?IRU?HDFK?RXWSXW?W\SH?
• &RPSOHWH?DEVROXWH?PD[LPXP?GDWD??LQFOXGLQJ?RSHUDWLQJ?DQG?QRQ?RSHUDWLQJ
WHPSHUDWXUH??’&?PD[LPXPV??HWF?
,Q?DGGLWLRQ?WR?WKLV?FRPSRQHQW?LQIRUPDWLRQ??FRQQHFWRU?YHQGRUV?DUH?HQFRXUDJHG?WR?PDNH
DYDLODEOH?DFFXUDWH?VLPXODWLRQ?PRGHOV?RI?3&,?FRQQHFWRUV?
4.2.6. Pinout Recommendation
7KLV?VHFWLRQ?SURYLGHV?D?UHFRPPHQGHG?SLQRXW?IRU?3&,?FRPSRQHQWV???6LQFH?H[SDQVLRQ
ERDUG?VWXEV?DUH?VR?OLPLWHG??OD\RXW?LVVXHV?DUH?JUHDWO\?PLQLPL]HG?LI?WKH?FRPSRQHQW?SLQRXW
DOLJQV?H[DFWO\?ZLWK?WKH?ERDUG??FRQQHFWRU??SLQRXW???&RPSRQHQWV?IRU?XVH?RQO\?RQ
PRWKHUERDUGV?DUH?HQFRXUDJHG?DOVR?WR?IROORZ?WKLV?VDPH?VLJQDO?RUGHULQJ?WR?DOORZ?OD\RXWV
ZLWK?PLQLPXP?VWXEV???)LJXUH?????VKRZV?WKH?UHFRPPHQGHG?SLQRXW?IRU?D?W\SLFDO?34)3?3&,
FRPSRQHQW???1RWH?WKDW?WKH?SLQRXW?LV?H[DFWO\?DOLJQHG?ZLWK?WKH?VLJQDO?RUGHU?RQ?WKH?ERDUG
FRQQHFWRU???3ODFHPHQW?DQG?QXPEHU?RI?SRZHU?DQG?JURXQG?SLQV?LV?GHYLFH?GHSHQGHQW?
7KH?DGGLWLRQDO?VLJQDOV?QHHGHG?LQ????ELW?YHUVLRQV?RI?WKH?EXV?FRQWLQXH?ZUDSSLQJ?DURXQG?WKH
FRPSRQHQW?LQ?D?FRXQWHU?FORFNZLVH?GLUHFWLRQ?LQ?WKH?VDPH?RUGHU?WKH\?DSSHDU?RQ?WKH????ELW
FRQQHFWRU?H[WHQVLRQ?
Revision 2.2
132
PCI Component
All PCI Shared Signals
Below this Line
{
JTAG
RST#
CLK
GNT
REQ
AD[31]
.
.
AD[24]
C/BE3#
IDSEL
C/BE2#
FRAME#
IRDY#
TRDY#
DEVSEL#
STOP#
LOCK#
PERR#
SERR#
PAR
C/BE1#
AD[23]
.
AD[16]
AD[15]
.
.
AD[8]
AD[0]
.
AD[7]
C/BE0#
AD[32]
.
.
AD[63]
C/BE4#
C/BE5#
C/BE6#
C/BE7#
REQ64#
ACK64#
PCI Card Edge
PAR64
)LJXUH???????6XJJHVWHG?3LQRXW?IRU?34)3?3&,?&RPSRQHQW
3ODFLQJ?WKH?IDSEL?LQSXW?DV?FORVH?DV?SRVVLEOH?WR?AD[31::11]?DOORZV?WKH?RSWLRQ?IRU?D?QRQ?
UHVLVWLYH ?? ?FRQQHFWLRQ?RI?IDSEL?WR?WKH?DSSURSULDWH?DGGUHVV?OLQH?ZLWK?D?VPDOO?DGGLWLRQDO
ORDG???1RWH?WKDW?WKLV?SLQ?KDV?D?ORZHU?FDSDFLWDQFH?VSHFLILFDWLRQ?WKDW?LQ?VRPH?FDVHV?ZLOO
FRQVWUDLQ?LWV?SODFHPHQW?LQ?WKH?SDFNDJH?
4.3. System (Motherboard) Specification
4.3.1. Clock Skew
7KH?PD[LPXP?DOORZDEOH?FORFN?VNHZ?LV???QV???7KLV?VSHFLILFDWLRQ?DSSOLHV?QRW?RQO\?DW?D
VLQJOH?WKUHVKROG?SRLQW??EXW?DW?DOO?SRLQWV?RQ?WKH?FORFN?HGJH?WKDW?IDOO?LQ?WKH?VZLWFKLQJ?UDQJH
GHILQHG?LQ?7DEOH?????DQG?)LJXUH????????7KH?PD[LPXP?VNHZ?LV?PHDVXUHG?EHWZHHQ?DQ\?WZR
FRPSRQHQWV ?? ?UDWKHU?WKDQ?EHWZHHQ?FRQQHFWRUV???7R?FRUUHFWO\?HYDOXDWH?FORFN?VNHZ??WKH
V\VWHP?GHVLJQHU?PXVW?WDNH?LQWR?DFFRXQW?FORFN?GLVWULEXWLRQ?RQ?WKH?H[SDQVLRQ?ERDUG?ZKLFK
LV?VSHFLILHG?LQ?6HFWLRQ?????
31 Non-resistive connections of IDSEL to one of the AD[xx] lines create a technical violation of the single
load per expansion board rule. PCI protocol provides for pre-driving of address lines in configuration
cycles, and it is recommended that this be done in order to allow a resistive coupling of IDSEL. In absence
of this, signal performance must be derated for the extra IDSEL load.
32 The system designer must address an additional source of skew. This clock skew occurs between two
components that have clock input trip points at opposite ends of the V il - V ih range. In certain
circumstances, this can add to the clock skew measurement as described here. In all cases, total clock skew
must be limited to the specified number.
Revision 2.2
133
7DEOH???????&ORFN?6NHZ?3DUDPHWHUV
Symbol 5V Signaling 3.3V Signaling Units
V test 1.5 0.4 V cc V
T skew 2 (max) 2 (max) ns
CLK
(@Device #1)
CLK
(@Device #2)
V_test
V_ih
T_skew
T_skew
T_skew
V_test
V_il
V_il
V_ih
)LJXUH????????&ORFN?6NHZ?’LDJUDP
4.3.2. Reset
7KH?DVVHUWLRQ?DQG?GHDVVHUWLRQ?RI?WKH?3&,?UHVHW?VLJQDO??RST#??LV?DV\QFKURQRXV?ZLWK
UHVSHFW?WR?CLK???7KH?ULVLQJ??GHDVVHUWLRQ??HGJH?RI?WKH?RST#?VLJQDO?PXVW?EH?PRQRWRQLF
?ERXQFH?IUHH??WKURXJK?WKH?LQSXW?VZLWFKLQJ?UDQJH?DQG?PXVW?PHHW?WKH?PLQLPXP?VOHZ?UDWH
VSHFLILHG?LQ?7DEOH???????7KH?3&,?VSHFLILFDWLRQ?GRHV?QRW?SUHFOXGH?WKH?LPSOHPHQWDWLRQ?RI?D
V\QFKURQRXV?RST#??LI?GHVLUHG???7KH?WLPLQJ?SDUDPHWHUV?IRU?UHVHW?DUH?OLVWHG?LQ?7DEOH????
ZLWK?WKH?H[FHSWLRQ?RI?WKH?7 IDLO ?SDUDPHWHU???7KLV?SDUDPHWHU?SURYLGHV?IRU?V\VWHP?UHDFWLRQ
WR?RQH?RU?ERWK?RI?WKH?SRZHU?UDLOV?JRLQJ?RXW?RI?VSHFLILFDWLRQ???,I?WKLV?RFFXUV??SDUDVLWLF?GLRGH
SDWKV?FRXOG?VKRUW?FLUFXLW?DFWLYH?RXWSXW?EXIIHUV???7KHUHIRUH??RST#?LV?DVVHUWHG?XSRQ?SRZHU
IDLOXUH?LQ?RUGHU?WR?IORDW?WKH?RXWSXW?EXIIHUV?
7KH?YDOXH?RI?7 IDLO ?LV?WKH?PLQLPXP?RI?
• ????QV??PD[LPXP??IURP?HLWKHU?SRZHU?UDLO?JRLQJ?RXW?RI?VSHFLILFDWLRQ??H[FHHGLQJ
VSHFLILHG?WROHUDQFHV?E\?PRUH?WKDQ?????P9?
• ????QV??PD[LPXP??IURP?WKH??9?UDLO?IDOOLQJ?EHORZ?WKH????9?UDLO?E\?PRUH?WKDQ
????P9?
7KH?V\VWHP?PXVW?DVVHUW?RST#?GXULQJ?SRZHU?XS?RU?LQ?WKH?HYHQW?RI?D?SRZHU?IDLOXUH???,Q
RUGHU?WR?PLQLPL]H?SRVVLEOH?YROWDJH?FRQWHQWLRQ?EHWZHHQ??9?DQG????9?SDUWV??RST#?PXVW
EH?DVVHUWHG?DV?VRRQ?DV?SRVVLEOH?GXULQJ?WKH?SRZHU?XS?VHTXHQFH???)LJXUH??????VKRZV?D
ZRUVW?FDVH?DVVHUWLRQ?RI?RST#?DV\QFKURQRXVO\?IROORZLQJ?WKH??SRZHU?JRRG??VLJQDO? ??
$IWHU?RST#?LV DVVHUWHG??3&,?FRPSRQHQWV?PXVW?DV\QFKURQRXVO\?GLVDEOH??IORDW??WKHLU
RXWSXWV?EXW?DUH?QRW?FRQVLGHUHG?UHVHW?XQWLO?ERWK?7 UVW ?DQG?7 UVW?FON ?SDUDPHWHUV?KDYH?EHHQ
PHW???)LJXUH??????VKRZV?RST#?VLJQDO?WLPLQJ?
7KH?V\VWHP?PXVW?JXDUDQWHH?WKDW?WKH?EXV?UHPDLQV?LQ?WKH?LGOH?VWDWH?IRU?D?PLQLPXP?WLPH
GHOD\?IROORZLQJ?WKH?GHDVVHUWLRQ?RI?RST#?WR?D?GHYLFH?EHIRUH?WKH?V\VWHP?ZLOO?SHUPLW?WKH
33 Component vendors should note that a fixed timing relationship between RST# and power sequencing
cannot be guaranteed in all cases.
Revision 2.2
134
ILUVW?DVVHUWLRQ?RI?FRAME#???7KLV?WLPH?GHOD\?LV?LQFOXGHG?LQ?7DEOH?????DV?5HVHW?+LJK?WR
)LUVW?FRAME#?DVVHUWLRQ??7 UKII ????,I?D?GHYLFH?UHTXLUHV?ORQJHU?WKDQ?WKH?VSHFLILHG?WLPH
?7 UKII ??DIWHU?WKH?GHDVVHUWLRQ?RI?RST#?EHIRUH?LW?LV?UHDG\?WR?SDUWLFLSDWH?LQ?WKH?EXV?VLJQDOLQJ
SURWRFRO??WKHQ?WKH?GHYLFH?V?VWDWH?PDFKLQHV?PXVW?UHPDLQ?LQ?WKH?UHVHW?VWDWH?XQWLO?DOO?RI?WKH
IROORZLQJ?DUH?VLPXOWDQHRXVO\?WUXH?
• RST# LV?GHDVVHUWHG
• 7KH?GHYLFH?LV?UHDG\?WR?SDUWLFLSDWH?LQ?WKH?EXV?VLJQDOLQJ?SURWRFRO
• 7KH?EXV?LV?LQ?WKH?LGOH?VWDWH
Implementation Note: Reset
$Q?H[DPSOH?RI?D?GHYLFH?WKDW?FRXOG?UHTXLUH?PRUH?WKDQ?7 UKII ?WR?EH?UHDG\?WR?SDUWLFLSDWH?LQ
WKH?EXV?VLJQDOLQJ?SURWRFRO?LV?D????0+]?GHYLFH?WKDW?LQFOXGHV?D?3KDVH?/RFNHG?/RRS??3//?
IRU?GLVWULEXWLRQ?RI?WKH?3&,?FORFN?LQWHUQDOO\?WR?WKH?GHYLFH???7KH?GHYLFH?PD\?LQKLELW?FORFNV
WR?WKH?3&,?LQWHUIDFH?XQWLO?WKH?3//?KDV?ORFNHG???6LQFH?WKH?3//?FRXOG?HDVLO\?UHTXLUH?PRUH
WKDQ?7 UKII ?WR?ORFN??WKLV?FRXOG?UHVXOW?LQ?WKH?FORFNV?EHLQJ?HQDEOHG?WR?WKH?3&,?LQWHUIDFH?RI
WKLV?GHYLFH?LQ?WKH?PLGGOH?RI?D?EXUVW?WUDQVIHU?EHWZHHQ?WZR?RWKHU?GHYLFHV???:KHQ?WKLV
RFFXUV??WKH????0+]?GHYLFH?ZRXOG?KDYH?WR?GHWHFW?DQ?LGOH?EXV?FRQGLWLRQ?EHIRUH?HQDEOLQJ
WKH?WDUJHW?VHOHFWLRQ?IXQFWLRQ?
6RPH?3&,?GHYLFHV?PXVW?EH?SUHSDUHG?WR?UHVSRQG?DV?D?WDUJHW?7 UKII ?WLPH?DIWHU?RST#
GHDVVHUWV???)RU?H[DPSOH??GHYLFHV?LQ?WKH?SDWK?EHWZHHQ?WKH?&38?DQG?WKH?ERRW?520??QRW
H[SDQVLRQ?520??PXVW?EH?SUHSDUHG?WR?UHVSRQG?DV?D?WDUJHW?7 UKII ?WLPH?DIWHU?RST#
GHDVVHUWV?
$OO?RWKHU?GHYLFHV?PXVW?EH?SUHSDUHG?WR?UHVSRQG?DV?D?WDUJHW?QRW?PRUH?WKDQ?7 UKID ?DIWHU?WKH
GHDVVHUWLRQ?RI?RST#???,W?LV?UHFRPPHQGHG?WKDW?WKH?V\VWHP?ZDLW?DW?OHDVW?7 UKID ?IROORZLQJ
WKH?GHDVVHUWLRQ?RI?RST#?WR?D?GHYLFH?EHIRUH?WKH?ILUVW?DFFHVV?WR?WKDW?GHYLFH??XQOHVV?WKH
GHYLFH?LV?LQ?WKH?SDWK?EHWZHHQ?WKH?&38?DQG?WKH?ERRW?520?RU?WKH?V\VWHP?NQRZV?WKDW?WKH
GHYLFH?LV?UHDG\?VRRQHU?
6RIWZDUH?WKDW?DFFHVVHV?GHYLFHV?SULRU?WR?WKH?H[SLUDWLRQ?RI?7 UKID ?PXVW?EH?SUHSDUHG?IRU?WKH
GHYLFHV?HLWKHU?QRW?WR?UHVSRQG?DW?DOO??UHVXOWLQJ?LQ?0DVWHU?$ERUW??RU?IRU?WKH?GHYLFHV?WR
UHVSRQG?ZLWK?5HWU\?XQWLO?WKH?H[SLUDWLRQ?RI?7 UKID ???$W?QR?WLPH?FDQ?D?GHYLFH?UHWXUQ?LQYDOLG
GDWD???’HYLFHV?DUH?H[HPSW?IURP?WKH?0D[LPXP?5HWU\?7LPH?VSHFLILFDWLRQ?DQG?WKH?WDUJHW
LQLWLDO?ODWHQF\?UHTXLUHPHQW?XQWLO?WKH?H[SLUDWLRQ?RI?7 UKID ?
Revision 2.2
135
Implementation Note: T rhfa
’HYLFHV?DUH?HQFRXUDJHG?WR?FRPSOHWH?WKHLU?LQLWLDOL]DWLRQ?DQG?EH?UHDG\?WR?DFFHSW?WKHLU?ILUVW
F\FOH??JHQHUDOO\?D?&RQILJXUDWLRQ?5HDG?F\FOH??DV?VRRQ?DV?SRVVLEOH?DIWHU?WKH?GHDVVHUWLRQ?RI
RST#???6RPH?V\VWHP?LPSOHPHQWDWLRQV?ZLOO?DFFHVV?GHYLFHV?SULRU?WR?ZDLWLQJ?WKH?IXOO?YDOXH
RI?7 UKID ??LI?WKH\?NQRZ?LQ?DGYDQFH?WKDW?DOO?GHYLFHV?DUH?UHDG\?VRRQHU???)RU?H[DPSOH??D
V\VWHP?ZLWK?QR?3&,?VORWV?ZRXOG?RQO\?QHHG?WR?ZDLW?IRU?WKH?LQLWLDOL]DWLRQ?UHTXLUHPHQWV?RI
WKH?HPEHGGHG?GHYLFHV???6LPLODUO\??DQ?LQWHOOLJHQW?H[SDQVLRQ?ERDUG?WKDW?LQLWLDOL]HG?LWV?RZQ
HPEHGGHG?3&,?GHYLFHV?ZRXOG?RQO\?QHHG?WR?ZDLW?IRU?WKH?LQLWLDOL]DWLRQ?UHTXLUHPHQWV?RI
WKRVH?GHYLFHV?
,Q?VRPH?FDVHV??VXFK?DV?LQWHOOLJHQW?H[SDQVLRQ?ERDUGV??WKH?H[SDQVLRQ?ERDUG?GHVLJQHU?PXVW
VHOHFW?GHYLFHV?WKDW?LQLWLDOL]H?LQ?OHVV?WKDQ?WKH?IXOO?YDOXH?RI?7 UKID ???)RU?H[DPSOH??VXSSRVH?DQ
LQWHOOLJHQW?H[SDQVLRQ?ERDUG?LV?QRW?UHDG\?WR?UHVSRQG?DV?D?WDUJHW?WR?WKH?ILUVW?&RQILJXUDWLRQ
WUDQVDFWLRQ?IURP?WKH?KRVW?&38?XQWLO?DIWHU?WKH?ORFDO?&38?KDV?FRQILJXUHG?WKH?ORFDO?GHYLFHV?
,Q?WKLV?FDVH??WKH?ORFDO?GHYLFHV?PXVW?LQLWLDOL]H?IDVW?HQRXJK?WR?HQDEOH?WKH?ORFDO?&38?WR
FRPSOHWH?LWV?LQLWLDOL]DWLRQ?LQ?WLPH?IRU?WKH?ILUVW?DFFHVV?IURP?WKH?KRVW?&38?
32:(5
3&,B&/.
3:5B*22'
567?
9QRPLQDO???;?
5(4???
3&,
6LJQDOV
???PV??W\S?
7BIDLO
7BUVW
7BUVW?FON
7BUUK
7BUVW?RII
7BUUVX
7BUKII
7BUKID
WUL?VWDWH
)LJXUH????????5HVHW?7LPLQJ ??
5HIHU?WR?6HFWLRQ????????IRU?VSHFLDO?UHTXLUHPHQWV?IRU?AD[63::32]??C/BE[7::4]#??DQG
PAR64?ZKHQ?WKH\?DUH?QRW?FRQQHFWHG??DV?LQ?D????ELW?H[SDQVLRQ?ERDUG?LQVWDOOHG?LQ?D????ELW
FRQQHFWRU??
34 This reset timing figure optionally shows the "PWR_GOOD" signal as a pulse which is used to time the
RST# pulse. In many systems, "PWR_GOOD" may be a level, in which case the RST# pulse must be
timed in another way.
Revision 2.2
136
4.3.3. Pull-ups
3&,?FRQWURO?VLJQDOV?DOZD\V?UHTXLUH?SXOO?XS?UHVLVWRUV?RQ?WKH?PRWKHUERDUG??QRW?WKH
H[SDQVLRQ?ERDUG??WR?HQVXUH?WKDW?WKH\?FRQWDLQ?VWDEOH?YDOXHV?ZKHQ?QR?DJHQW?LV?DFWLYHO\
GULYLQJ?WKH?EXV???7KLV?LQFOXGHV?FRAME#??TRDY#??IRDY#??DEVSEL#??STOP#?
SERR#??PERR#??LOCK#, INTA#, INTB#, INTC#, INTD#,?REQ64#??DQG ACK64#?
7KH?SRLQW?WR?SRLQW?DQG?VKDUHG????ELW?VLJQDOV?GR?QRW?UHTXLUH?SXOO?XSV??EXV?SDUNLQJ?HQVXUHV
WKHLU?VWDELOLW\???5HIHU?WR?6HFWLRQ????????IRU?VSHFLDO?UHTXLUHPHQWV?IRU?WHUPLQDWLQJ
AD[63::32]??C/BE[7::4]#??DQG?PAR64.??5HIHU?WR?6HFWLRQ????????IRU?SXOO?XS?DQG
GHFRXSOLQJ?UHTXLUHPHQWV?IRU?PRSNT1#?DQG?PRSNT2#???5HIHU?WR?6HFWLRQ????????IRU?SXOO?
XS?DQG?GHFRXSOLQJ?UHTXLUHPHQWV?IRU?M66EN?
5HVHUYHG?SLQV???$?DQG???$?PXVW?EH?VHSDUDWHO\?SXOOHG?XS?ZLWK?DQ?∼??.Ω?UHVLVWRU?WR?EH
FRQVLVWHQW?ZLWK?SUHYLRXV?YHUVLRQV?RI?WKLV?VSHFLILFDWLRQ????3UHYLRXV?YHUVLRQV?RI?WKLV
VSHFLILFDWLRQ?DVVLJQHG?IXQFWLRQV?WR?WKHVH?SLQV????$OVR??LI?ERXQGDU\?VFDQ?LV?QRW
LPSOHPHQWHG?RQ?WKH?SODQDU??TMS?DQG?TDI?PXVW?EH?LQGHSHQGHQWO\?EXVHG?DQG?SXOOHG?XS?
HDFK?ZLWK?a??.Ω?UHVLVWRUV??DQG?TRST#?DQG?TCK?PXVW?EH?LQGHSHQGHQWO\?EXVHG?DQG
SXOOHG?GRZQ??HDFK?ZLWK?a??.Ω?UHVLVWRUV???TDO?PXVW?EH?OHIW?RSHQ?
7KH?IRUPXODV?IRU?PLQLPXP?DQG?PD[LPXP?SXOO?XS?UHVLVWRUV?DUH?SURYLGHG?EHORZ???5 PLQ ?LV
SULPDULO\?GULYHQ?E\?, RO ??WKH?’&?ORZ?RXWSXW?FXUUHQW??ZKHUHDV?WKH?QXPEHU?RI?ORDGV?RQO\?KDV
D?VHFRQGDU\?HIIHFW???2Q?WKH?RWKHU?KDQG??5 PD[ ?LV?SULPDULO\?GULYHQ?E\?WKH?QXPEHU?RI?ORDGV
SUHVHQW???7KH?VSHFLILFDWLRQ?SURYLGHV?IRU?D?PLQLPXP?5?YDOXH?WKDW?LV?FDOFXODWHG?EDVHG?RQ
???ORDGV??EHOLHYHG?WR?EH?D?ZRUVW?FDVH??DQG?D?W\SLFDO?5?YDOXH?WKDW?LV?FDOFXODWHG?DV?WKH
PD[LPXP?5?YDOXH?ZLWK????ORDGV???7KH?PD[LPXP?5?YDOXH?LV?SURYLGHG?E\?IRUPXOD?RQO\
DQG?ZLOO?EH?WKH?KLJKHVW?LQ?D?V\VWHP?ZLWK?WKH?VPDOOHVW?QXPEHU?RI?ORDGV?
5 9FF 9 , , RO RO LO PLQ ?PD[? > @?> ? ?@ = − + ⋅ ?? , where 16 = max number of loads
5 9FF 9 QXP ORDGV , [ LK PD[ PLQ = − × > @?> B @ ? ?
,
where: 9 Y
[ = ? ? ? for 5V signaling, and 9
9FF [ = ? ? ? for 3.3V signaling.
7DEOH?????SURYLGHV?PLQLPXP?DQG?W\SLFDO?YDOXHV?IRU?ERWK??9?DQG????9?VLJQDOLQJ
HQYLURQPHQWV???7KH?W\SLFDO?YDOXHV?KDYH?EHHQ?GHUDWHG?IRU?????UHVLVWRUV?DW?QRPLQDO?YDOXHV?
7DEOH???????0LQLPXP?DQG?7\SLFDO?3XOO?XS?5HVLVWRU?9DOXHV
Signaling Rail R min R typical R max
5V 963 Ω 2.7 KΩ @ 10% see formula
3.3V 2.42 KΩ 8.2 KΩ @ 10% see formula
7KH?FHQWUDO?UHVRXUFH??RU?DQ\?FRPSRQHQW?FRQWDLQLQJ?DQ?DUELWUDWLRQ?XQLW??PD\?UHTXLUH?D
ZHDN?SXOO?XS?RQ?HDFK?XQFRQQHFWHG?REQ#?SLQ?DQG?HDFK?REQ#?SLQ?FRQQHFWHG?WR?D?3&,
H[SDQVLRQ?VORW?LQ?RUGHU?WR?LQVXUH?WKDW?WKHVH?VLJQDOV?GR?QRW?IORDW???9DOXHV?IRU?WKLV?SXOO?XS
VKDOO?EH?VSHFLILHG?E\?WKH?FHQWUDO?UHVRXUFH?YHQGRU?
6\VWHPV?XWLOL]LQJ?PME#?PXVW?SURYLGH?D?SXOO?XS?RQ?WKDW?VLJQDO???7KH?UHVLVWRU?YDOXH?XVHG?LV
FDOFXODWHG?XVLQJ?WKH?IRUPXODV?DERYH?EXW?VXEVWLWXWLQJ?, 2II? IRU?, LK ?
Revision 2.2
137
4.3.4. Power
4.3.4.1. Power Requirements
$OO?3&,?FRQQHFWRUV?UHTXLUH?IRXU?SRZHU?UDLOV?????9??????9?????9??DQG????9???6\VWHPV
WKDW?SURYLGH?3&,?FRQQHFWRUV?DUH?UHTXLUHG?WR?SURYLGH?DOO?IRXU?UDLOV?LQ?HYHU\?V\VWHP?ZLWK?WKH
FXUUHQW?EXGJHW?VSHFLILHG?LQ?7DEOH????????6\VWHPV?PD\?RSWLRQDOO\?VXSSO\????9DX[?SRZHU?
DV?VSHFLILHG?LQ?WKH?3&,?%XV?3RZHU?0DQDJHPHQW?,QWHUIDFH?6SHFLILFDWLRQ???6\VWHPV?WKDW?GR
QRW?VXSSRUW?3&,?EXV?SRZHU?PDQDJHPHQW?PXVW?WUHDW?WKH????9DX[?SLQ?DV?UHVHUYHG?
&XUUHQW?UHTXLUHPHQWV?SHU?FRQQHFWRU?IRU?WKH?WZR???9?UDLOV?DUH?SURYLGHG?LQ?7DEOH??????
7KHUH?DUH?QR?VSHFLILF?V\VWHP?UHTXLUHPHQWV?IRU?FXUUHQW?SHU?FRQQHFWRU?RQ?WKH??9?DQG????9
UDLOV??WKLV?LV?V\VWHP?GHSHQGHQW???1RWH?WKDW?6HFWLRQ??????????UHTXLUHV?WKDW?DQ?H[SDQVLRQ?FDUG
PXVW?OLPLW?LWV?WRWDO?SRZHU?FRQVXPSWLRQ?WR????ZDWWV??IURP?DOO?SRZHU?UDLOV????7KH?V\VWHP
SURYLGHV?D?WRWDO?SRZHU?EXGJHW?IRU?3&,?H[SDQVLRQ?ERDUGV?WKDW?FDQ?EH?GLVWULEXWHG?EHWZHHQ
FRQQHFWRUV?LQ?DQ?DUELWUDU\?ZD\???7KH?PRSNTn#?SLQV?RQ?WKH?FRQQHFWRU?DOORZ?WKH?V\VWHP
WR?RSWLRQDOO\?DVVHVV?WKH?SRZHU?GHPDQG?RI?HDFK??H[SDQVLRQ?ERDUG?DQG?GHWHUPLQH?LI?WKH
LQVWDOOHG?FRQILJXUDWLRQ?ZLOO?UXQ?ZLWKLQ?WKH?WRWDO?SRZHU?EXGJHW???5HIHU?WR?6HFWLRQ????????IRU
IXUWKHU?GHWDLOV?
7DEOH??????VSHFLILHV?WKH?WROHUDQFHV?RI?VXSSO\?UDLOV???1RWH?WKDW?WKHVH?WROHUDQFHV?DUH?WR?EH
JXDUDQWHHG?DW?WKH?FRPSRQHQWV?QRW?WKH?VXSSO\?
7DEOH????????3RZHU?6XSSO\?5DLO?7ROHUDQFHV
Power Rail Expansion Boards (Short and Long)
5 V ±5% 5 A max. (system dependent)
3.3 V ±0.3 V 7.6 A max. (system dependent)
12 V ±5% 500 mA
-12 V ±10% 100 mA
4.3.4.2. Sequencing
7KHUH?LV?QR?VSHFLILHG?VHTXHQFH?LQ?ZKLFK?WKH?IRXU?SRZHU?UDLOV?DUH?DFWLYDWHG?RU?GHDFWLYDWHG?
7KH\?PD\?FRPH?XS?DQG?JR?GRZQ?LQ?DQ\?RUGHU???7KH?V\VWHP?PXVW?DVVHUW?RST#?ERWK?DW
SRZHU?XS?DQG?ZKHQHYHU?HLWKHU?WKH??9?RU????9?UDLOV?JR?RXW?RI?VSHFLILFDWLRQ??SHU
6HFWLRQ???????????’XULQJ?UHVHW??DOO?3&,?VLJQDOV?DUH?GULYHQ?WR?D??VDIH??VWDWH??DV?GHVFULEHG?LQ
6HFWLRQ???????
Revision 2.2
138
4.3.4.3. Decoupling
$OO?SRZHU?SODQHV?PXVW?EH?GHFRXSOHG?WR?JURXQG?WR?SURYLGH?
• UHDVRQDEOH?PDQDJHPHQW?RI?WKH?VZLWFKLQJ?FXUUHQWV??G?,?G?W??WR?ZKLFK?WKH?SODQH?DQG?LWV
VXSSO\?SDWK?DUH?VXEMHFWHG
• DQ?$&?UHWXUQ?SDWK?LQ?D?PDQQHU?FRQVLVWHQW?ZLWK?KLJK?VSHHG?VLJQDOLQJ?WHFKQLTXHV
7KLV?LV?SODWIRUP?GHSHQGHQW?DQG?QRW?GHWDLOHG?LQ?WKH?VSHFLILFDWLRQ?
4.3.5. System Timing Budget
:KHQ?FRPSXWLQJ?D?WRWDO?3&,?ORDG?PRGHO??FDUHIXO?DWWHQWLRQ?PXVW?EH?SDLG?WR?PD[LPXP
WUDFH?OHQJWK?DQG?ORDGLQJ?RI?H[SDQVLRQ?ERDUGV??DV?VSHFLILHG?LQ?6HFWLRQ?????????$OVR??WKH
PD[LPXP?SLQ?FDSDFLWDQFH?RI????S)?PXVW?EH?DVVXPHG?IRU?H[SDQVLRQ?ERDUGV??ZKHUHDV?WKH
DFWXDO?SLQ?FDSDFLWDQFH?PD\?EH?XVHG?IRU?SODQDU?GHYLFHV?
7KH?WRWDO?FORFN?SHULRG?FDQ?EH?GLYLGHG?LQWR?IRXU?VHJPHQWV???9DOLG?RXWSXW?GHOD\??7 YDO ??DQG
LQSXW?VHWXS?WLPH??7 VX ??DUH?VSHFLILHG?E\?WKH?FRPSRQHQW?VSHFLILFDWLRQ???7RWDO?FORFN?VNHZ
?7 VNHZ ??DQG?PD[LPXP?EXV?SURSDJDWLRQ?WLPH??7 SURS ??DUH?V\VWHP?SDUDPHWHUV???7 SURS ?LV
VSHFLILHG?DV????QV?EXW?PD\?EH?LQFUHDVHG?WR????QV?E\?ORZHULQJ?FORFN?VNHZ??WKDW?LV??7 SURS
SOXV?7 VNHZ ?WRJHWKHU?PD\?QRW?H[FHHG????QV??KRZHYHU??XQGHU?QR?FLUFXPVWDQFH?PD\?7 VNHZ
H[FHHG???QV???)XUWKHUPRUH??E\?XVLQJ?FORFN?UDWHV?VORZHU?WKDQ????0+]??VRPH?V\VWHPV?PD\
EXLOG?ODUJHU?3&,?WRSRORJLHV?KDYLQJ?7 SURS ?YDOXHV?ODUJHU?WKDQ?WKRVH?VSHFLILHG?KHUH???6LQFH
FRPSRQHQW?WLPHV??7 YDO ?DQG?7 VX ??DQG?FORFN?VNHZ?DUH?IL[HG??DQ\?LQFUHDVH?LQ?FORFN?F\FOH
WLPH?DOORZV?DQ?HTXLYDOHQW?LQFUHDVH?LQ?7 SURS ???)RU?H[DPSOH??DW????0+]?????QV?FORFN
SHULRG???7 SURS ?PD\?EH?LQFUHDVHG?WR????QV???1RWH?WKDW?WKLV?WUDGHRII?DIIHFWV?V\VWHPV
?PRWKHUERDUGV??RQO\??DOO?DGG?LQ?ERDUG?GHVLJQV?PXVW?DVVXPH????0+]?RSHUDWLRQ?
,Q??9?VLJQDOLQJ?HQYLURQPHQWV??7 SURS ?LV?PHDVXUHG?DV?VKRZQ?LQ?)LJXUH????????,W?EHJLQV?DW
WKH?WLPH?WKH?VLJQDO?DW?WKH?RXWSXW?EXIIHU?ZRXOG?KDYH?FURVVHG?WKH?WKUHVKROG?SRLQW??9 WHVW ?LQ
)LJXUH???????KDG?WKH?RXWSXW?EHHQ?GULYLQJ?WKH????S)?OXPS?ORDG?VSHFLILHG?IRU?7 YDO
PHDVXUHPHQW???7KH?HQG?RI?7 SURS ?IRU?DQ\?SDUWLFXODU?LQSXW?LV?GHWHUPLQHG?E\?RQH?RI?WKH
IROORZLQJ?WZR?PHDVXUHPHQW?PHWKRGV???7KH?PHWKRG?WKDW?SURGXFHV?WKH?ORQJHU?YDOXH?IRU
7 SURS ?PXVW?EH?XVHG?
0HWKRG????7KH?HQG?RI?7 SURS ?LV?WKH?WLPH?ZKHQ?WKH?VLJQDO?DW?WKH?LQSXW?FURVVHV?9 WHVW ?IRU?WKH
ODVW?WLPH????6HH?)LJXUH??????D??G??
0HWKRG????&RQVWUXFW?D?OLQH?ZLWK?D?VORSH?HTXDO?WR?WKH?,QSXW?6LJQDO?(GJH?5DWH?VKRZQ?LQ
7DEOH?????DQG?FURVVLQJ?WKURXJK?WKH?SRLQW?ZKHUH?WKH?VLJQDO?DW?WKH?LQSXW
FURVVHV?9 LK ??KLJK?JRLQJ??RU?9 LO ??ORZ?JRLQJ??IRU?WKH?ODVW?WLPH???7KH?HQG?RI
7 SURS ?LV?WKH?WLPH?ZKHQ?WKH?FRQVWUXFWHG?OLQH?FURVVHV?9 WHVW ????6HH?)LJXUH?????
E??F??H??I??
Revision 2.2
139
Implementation Note: Determining the End of T prop
7KH?HQG?RI?7 SURS ?LV?DOZD\V?GHWHUPLQHG?E\?WKH?FDOFXODWLRQ?PHWKRG?WKDW?SURGXFHV?WKH
ORQJHU?YDOXH?RI?7 SURS ???7KH?VKDSH?RI?WKH?ZDYHIRUP?DW?WKH?LQSXW?EXIIHU?ZLOO?GHWHUPLQH
ZKLFK?PHDVXUHPHQW?PHWKRG?ZLOO?SURGXFH?WKH?ORQJHU?YDOXH?
:KHQ?WKH?VLJQDO?ULVHV?RU?IDOOV?IURP?9 WHVW ?WR?WKH?ODVW?FURVVLQJ?RU?9 LK ??KLJK?JRLQJ??RU?9 LO
?ORZ?JRLQJ??IDVWHU?WKDQ?WKH?,QSXW?6LJQDO?(GJH?5DWH?VKRZQ?LQ?7DEOH??????0HWKRG???ZLOO
SURGXFH?WKH?ORQJHU?YDOXH????6HH?)LJXUH??????D??G??
:KHQ?WKH?VLJQDO?ULVHV?RU?IDOOV?IURP?9 WHVW ?WR?WKH?ODVW?FURVVLQJ?RU?9 LK ??KLJK?JRLQJ??RU?9 LO
?ORZ?JRLQJ??VORZHU?WKDQ?WKH?,QSXW?6LJQDO?(GJH?5DWH??0HWKRG???ZLOO?SURGXFH?WKH?ORQJHU
YDOXH???,Q?RWKHU?ZRUGV??LI?WKH?VLJQDO?SODWHDXV?RU?ULVHV??KLJK?JRLQJ??RU?IDOOV??ORZ?JRLQJ?
VORZO\?DIWHU?FURVVLQJ?9 WHVW ??RU?ULQJV?EDFN?DFURVV?9 LK ??KLJK?JRLQJ??RU?9 LO ??ORZ?JRLQJ?
VLJQLILFDQWO\?DIWHU?FURVVLQJ?9 WHVW ??0HWKRG???ZLOO?SURGXFH?WKH?ORQJHU?YDOXH????6HH
)LJXUH??????E??F??H??I??
)RU????9?VLJQDOLQJ?HQYLURQPHQWV??VKRZQ?LQ?)LJXUH????????7 SURS ?LV?PHDVXUHG?LQ?D?VLPLODU
ZD\??H[FHSW?WKDW?WKH?RXWSXW?EXIIHU?GULYHV?WKH????Ω?OXPS?ORDG?VSHFLILHG?IRU?7 YDO
PHDVXUHPHQW???,Q?WKLV?FDVH??WKH?PHDVXUHPHQW?RI?7 SURS? EHJLQV?DW?WKH?WLPH?WKH?RXWSXW
EXIIHU?ZRXOG?KDYH?UHDFKHG?WKH?7 YDO ?PHDVXUHPHQW?VSHFLILFDWLRQ???7DEOH?????VSHFLILHV?WKLV
SRLQW?DV?HLWKHU?‡9 WULVH ·?IRU?D?ULVLQJ?VLJQDO?RU?‡9 WIDOO ·?IRU?D?IDOOLQJ?VLJQDO???7KH?HQG?RI?WKH
7 SURS ?SHULRG?LV?PHDVXUHG?XVLQJ?WKH?VDPH?WKUHVKROG??9 WHVW ??DQG?PHWKRGV?DV?LQ?WKH??9
FDVH?
5HIHU?WR?7DEOH??????7DEOH??????DQG?7DEOH?????IRU?WKH?YDOXHV?RI?SDUDPHWHUV?LQ?)LJXUH?????
DQG?)LJXUH??????LQ????0+]?PRGH???5HIHU?WR?&KDSWHU???IRU?D?GHVFULSWLRQ?RI????0+]
RSHUDWLRQ?
)RU?D?JLYHQ?GULYHU?ORFDWLRQ??WKH?ZRUVW?FDVH?WKDW?PXVW?EH?FRQVLGHUHG?ZKHQ?GHWHUPLQLQJ?WKH
YDOXH?RI?7 SURS ?LV?ZKHQ?WKH?VLJQDO?VHWWOHV?DW?DOO?RWKHU?GHYLFHV?RQ?WKH?EXV???7KH?YDOXH?RI
7 SURS ?LV?QRW?DIIHFWHG?E\?WKH?WLPH?WKH?VLJQDO?VHWWOHV?DW?WKH?GULYHU?RXWSXW??VLQFH?GHYLFHV?DUH
QRW?SHUPLWWHG?WR?GULYH?DQG?UHFHLYH?D?VLJQDO?DW?WKH?VDPH?WLPH???5HIHU?WR?6HFWLRQ???????LWHP
??IRU?DGGLWLRQDO?GHWDLOV?
,Q?PDQ\?V\VWHP?OD\RXWV??FRUUHFW?3&,?VLJQDO?SURSDJDWLRQ?UHOLHV?RQ?GLRGHV?HPEHGGHG?LQ
3&,?FRPSRQHQWV?WR?OLPLW?UHIOHFWLRQV?DQG?VXFFHVVIXOO\?PHHW?7 SURS ???,Q?FRQILJXUDWLRQV
ZKHUH?XQWHUPLQDWHG?WUDFH?HQGV?SURSDJDWH?D?VLJQLILFDQW?GLVWDQFH?IURP?D?3&,?FRPSRQHQW
?H?J???D?VHFWLRQ?RI?XQSRSXODWHG?H[SDQVLRQ?FRQQHFWRUV???LW?PD\?EH?QHFHVVDU\?WR?DGG?DFWLYH
?H?J???GLRGH??WHUPLQDWLRQ?DW?WKH?XQORDGHG?HQG?RI?WKH?EXV?LQ?RUGHU?WR?LQVXUH?DGHTXDWH?VLJQDO
TXDOLW\???1RWH?WKDW?VLQFH?WKH?VLJQDOLQJ?SURWRFRO?GHSHQGV?RQ?WKH?LQLWLDO?UHIOHFWLRQ??SDVVLYH
WHUPLQDWLRQ?GRHV?QRW?ZRUN?
Revision 2.2
140
Driving
Bus
Driving
Test Load
2.0V
1.0V
th
V
ih
V
test
V
Driving
Bus
Driving
Test Load
th
V
ih
V
test
V
Driving
Bus
Driving
Test Load
2.0V
1.0V
th
V
ih
V
test
V
Driving Bus
Driving Test Load
tl
V
il
V
test
V
Driving
Bus
T prop
2.0V
1.0V
tl
V
il
V
test
V
Driving
Test Load
il
V
tl
V
test
V
Input
Signal
Edge
Rate
Input Signal
Edge Rate
Driving Test Load
Input Signal
Edge Rate
Input Signal
Edge Rate
Driving Bus
(a) (b)
(c) (d)
(e) (f)
2.0V
1.0V
2.0V
1.0V
2.0V
1.0V
T prop
T prop
T prop
T prop
T prop
)LJXUH????????0HDVXUHPHQW?RI?7 SURS ????9ROW?6LJQDOLQJ
Revision 2.2
141
4.3.6. Physical Requirements
4.3.6.1. Routing and Layout Recommendations for Four-Layer
Motherboards
7KH?SRZHU?SLQV?KDYH?EHHQ?DUUDQJHG?RQ?WKH?FRQQHFWRU?WR?IDFLOLWDWH?OD\RXWV?RQ?IRXU?OD\HU
PRWKHUERDUGV???$??VSOLW?SRZHU?SODQH??LV?SHUPLWWHG???FUHDWLQJ?D????9?LVODQG?LQ?WKH??9
SODQH??ZKLFK?FRQQHFWV?DOO?WKH????9?3&,?FRQQHFWRU?SLQV?DQG?PD\?RSWLRQDOO\?KDYH?D?SRZHU
GLVWULEXWLRQ??ILQJHU??UHDFKLQJ?WR?WKH?SRZHU?VXSSO\?FRQQHFWRU???$OWKRXJK?WKLV?LV?D?VWDQGDUG
WHFKQLTXH??URXWLQJ?KLJK?VSHHG?VLJQDOV?GLUHFWO\?RYHU?WKLV?SODQH?VSOLW?FDQ?FDXVH?VLJQDO
LQWHJULW\?SUREOHPV???7KH?VSOLW?LQ?WKH?SODQH?GLVUXSWV?WKH?$&?UHWXUQ?SDWK?IRU?WKH?VLJQDO
FUHDWLQJ?DQ?LPSHGDQFH?GLVFRQWLQXLW\?
$?UHFRPPHQGHG?VROXWLRQ?LV?WR?DUUDQJH?WKH?VLJQDO?OHYHO?OD\RXWV?VR?WKDW?QR?KLJK?VSHHG
VLJQDO??H?J??????0+]??LV?UHIHUHQFHG?WR?ERWK?SODQHV???6LJQDO?WUDFHV?VKRXOG?HLWKHU?UHPDLQ
HQWLUHO\?RYHU?WKH????9?SODQH?RU?HQWLUHO\?RYHU?WKH??9?SODQH???6LJQDOV?WKDW?PXVW?FURVV?IURP
RQH?GRPDLQ?WR?WKH?RWKHU?VKRXOG?EH?URXWHG?RQ?WKH?RSSRVLWH?VLGH?RI?WKH?PRWKHUERDUG?VR?WKDW
WKH\?DUH?UHIHUHQFHG?WR?WKH?JURXQG?SODQH?ZKLFK?LV?QRW?VSOLW???,I?WKLV?LV?QRW?SRVVLEOH??DQG
VLJQDOV?PXVW?EH?URXWHG?RYHU?WKH?SODQH?VSOLW??WKH?WZR?SODQHV?VKRXOG?EH?FDSDFLWLYHO\?WLHG
WRJHWKHU???9?SODQH?GHFRXSOHG?GLUHFWO\?WR????9?SODQH??ZLWK??????µ)?KLJK?VSHHG?FDSDFLWRUV
IRU?HDFK?IRXU?VLJQDOV?FURVVLQJ?WKH?VSOLW?DQG?WKH?FDSDFLWRU?VKRXOG?EH?SODFHG?QRW?PRUH?WKDQ
?????LQFKHV?IURP?WKH?SRLQW?WKH?VLJQDOV?FURVV?WKH?VSOLW?
7KLV?UHFRPPHQGDWLRQ?GRHV?QRW?DSSO\?WR?VORZHU?VSHHG?VLJQDOV?VXFK?DV?,6$?EXV?VLJQDOV?
4.3.6.2. Motherboard Impedance
7KHUH?LV?QR?EDUH?ERDUG?LPSHGDQFH?VSHFLILFDWLRQ?IRU?PRWKHUERDUGV???7KH?V\VWHP?GHVLJQHU
KDV?WZR?SULPDU\?FRQVWUDLQWV?LQ?ZKLFK?WR?ZRUN?
• 7KH?OHQJWK?DQG?VLJQDO?YHORFLW\?PXVW?DOORZ?D?IXOO?URXQG?WULS?WLPH?RQ?WKH?EXV?ZLWKLQ?WKH
VSHFLILHG?SURSDJDWLRQ?GHOD\?RI????QV????5HIHU?WR?6HFWLRQ????????
• 7KH?ORDGHG?LPSHGDQFH?VHHQ?DW?DQ\?GULYH?SRLQW?RQ?WKH?QHWZRUN?PXVW?EH?VXFK?WKDW?D
3&,?RXWSXW?GHYLFH??DV?VSHFLILHG?E\?LWV?9?,?FXUYH??FDQ?PHHW?LQSXW?GHYLFH?VSHFLILFDWLRQV
ZLWK?D?VLQJOH?UHIOHFWLRQ?RI?WKH?VLJQDO???7KLV?LQFOXGHV?ORDGV?SUHVHQWHG?E\?H[SDQVLRQ
ERDUGV?
2SHUDWLQJ?IUHTXHQF\?PD\?EH?WUDGHG?RII?IRU?DGGLWLRQDO?URXQG?WULSV?RQ?WKH?EXV?WR?EXLOG
FRQILJXUDWLRQV?WKDW?PLJKW?QRW?FRPSO\?ZLWK?WKH?WZR?FRQVWUDLQWV?PHQWLRQHG?DERYH???7KLV
RSWLRQ?LV?QHLWKHU?UHFRPPHQGHG?QRU?VSHFLILFDOO\?SUHFOXGHG?
Revision 2.2
142
4.3.7. Connector Pin Assignments
7KH?3&,?FRQQHFWRU?FRQWDLQV?DOO?WKH?VLJQDOV?GHILQHG?IRU?3&,?FRPSRQHQWV??SOXV?WZR?SLQV
WKDW?DUH?UHODWHG?WR?WKH?FRQQHFWRU?RQO\???7KHVH?SLQV??PRSNT1#?DQG?PRSNT2#??DUH
GHVFULEHG?LQ?6HFWLRQ?????????0RWKHUERDUGV?PXVW?GHFRXSOH?ERWK?RI?WKHVH?SLQV?LQGLYLGXDOO\
WR?JURXQG?ZLWK??????µ)?KLJK?VSHHG?FDSDFLWRUV??EHFDXVH?RQH?RU?ERWK?RI?WKH?SLQV?DOVR
SURYLGH?DQ?$&?UHWXUQ?SDWK???7KHVH?SLQV?PD\?QRW?EH?EXVHG?RU?RWKHUZLVH?FRQQHFWHG?WR?HDFK
RWKHU?RQ?WKH?PRWKHUERDUG???)XUWKHU?XVH?RI?WKHVH?SLQV?RQ?WKH?PRWKHUERDUG?LV?RSWLRQDO???,I
WKH?PRWKHUERDUG?GHVLJQ?DFFHVVHV?WKHVH?SLQV?WR?REWDLQ?ERDUG?LQIRUPDWLRQ??HDFK?SLQ?PXVW
KDYH?DQ?DSSURSULDWH?SXOO?XS?UHVLVWRU??RI?DSSUR[LPDWHO\???.Ω??RQ?WKH?PRWKHUERDUG???7KH
FRQQHFWRU?SLQ?DVVLJQPHQWV?DUH?VKRZQ?LQ?7DEOH????????3LQV?ODEHOHG?‡5HVHUYHG·?PXVW?EH
OHIW?XQFRQQHFWHG?RQ?DOO?FRQQHFWRUV?
3LQ???%?LV?D?VSHFLDO?SXUSRVH?SLQ?WKDW?KDV?ORJLFDO?VLJQLILFDQFH?LQ????0+]?FDSDEOH
V\VWHPV??DQG??LQ?VXFK?V\VWHPV??LW?PXVW?EH?VHSDUDWHO\?EXVHG??SXOOHG?XS??DQG?GHFRXSOHG?DV
GHVFULEHG?LQ?6HFWLRQ?????????)RU?DOO?RWKHU?3&,?FRQQHFWRUV??WKLV?SLQ?PXVW?EH?WUHDWHG?LQ?DOO
UHVSHFWV?DV?D?VWDQGDUG?JURXQG?SLQ??L?H???WKH?FRQQHFWRU?SLQ?PXVW?EH?FRQQHFWHG?WR?WKH?JURXQG
SODQH?
Revision 2.2
143
7DEOH????????3&,?&RQQHFWRU?3LQRXW
5V System Environment 3.3V System Environment
Pin Side B Side A Side B Side A Comments
1 -12V TRST# -12V TRST#
32-bit connector start
2 TCK +12V TCK +12V
3 Ground TMS Ground TMS
4 TDO TDI TDO TDI
5 +5V +5V +5V +5V
6 +5V INTA# +5V INTA#
7 INTB# INTC# INTB# INTC#
8 INTD# +5V INTD# +5V
9 PRSNT1# Reserved PRSNT1# Reserved
10 Reserved +5V (I/O) Reserved +3.3V (I/O)
11 PRSNT2# Reserved PRSNT2# Reserved
12 Ground Ground
CONNECTOR KEY 3.3 volt key
13 Ground Ground
CONNECTOR KEY 3.3 volt key
14 Reserved 3.3Vaux Reserved 3.3Vaux
15 Ground RST# Ground RST#
16 CLK +5V (I/O) CLK +3.3V (I/O)
17 Ground GNT# Ground GNT#
18 REQ# Ground REQ# Ground
19 +5V (I/O) PME# +3.3V (I/O) PME#
20 AD[31] AD[30] AD[31] AD[30]
21 AD[29] +3.3V AD[29] +3.3V
22 Ground AD[28] Ground AD[28]
23 AD[27] AD[26] AD[27] AD[26]
24 AD[25] Ground AD[25] Ground
25 +3.3V AD[24] +3.3V AD[24]
26 C/BE[3]# IDSEL C/BE[3]# IDSEL
27 AD[23] +3.3V AD[23] +3.3V
28 Ground AD[22] Ground AD[22]
29 AD[21] AD[20] AD[21] AD[20]
30 AD[19] Ground AD[19] Ground
31 +3.3V AD[18] +3.3V AD[18]
32 AD[17] AD[16] AD[17] AD[16]
33 C/BE[2]# +3.3V C/BE[2]# +3.3V
34 Ground FRAME# Ground FRAME#
35 IRDY# Ground IRDY# Ground
36 +3.3V TRDY# +3.3V TRDY#
37 DEVSEL# Ground DEVSEL# Ground
38 Ground STOP# Ground STOP#
39 LOCK# +3.3V LOCK# +3.3V
40 PERR# Reserved* PERR# Reserved*
41 +3.3V Reserved* +3.3V Reserved*
42 SERR# Ground SERR# Ground
? 7KLV?SLQ?ZDV?XVHG?LQ?SUHYLRXV?YHUVLRQV?RI?WKLV?VSHFLILFDWLRQ?DQG?PD\?KDYH?EHHQ?EXVHG?WR?RWKHU
FRQQHFWRUV?DQG?SXOOHG?XS???7R?EH?FRPSODLQW?ZLWK?WKLV?YHUVLRQ?RI?WKH?VSHFLILFDWLRQ??WKLV?SLQ?PXVW?EH
OHIW?XQFRQQHFWHG??H?J???QRW?EXVHG?RU?SXOOHG?XS??
Revision 2.2
144
7DEOH????????3&,?&RQQHFWRU?3LQRXW??FRQWLQXHG?
5V System Environment 3.3V System Environment
Pin Side B Side A Side B Side A Comments
43 +3.3V PAR +3.3V PAR
44 C/BE[1]# AD[15] C/BE[1]# AD[15]
45 AD[14] +3.3V AD[14] +3.3V
46 Ground AD[13] Ground AD[13]
47 AD[12] AD[11] AD[12] AD[11]
48 AD[10] Ground AD[10] Ground
49 Ground AD[09] M66EN AD[09]
66 MHz / gnd
50
CONNECTOR KEY
Ground Ground
5 volt key
51
CONNECTOR KEY
Ground Ground
5 volt key
52 AD[08] C/BE[0]# AD[08] C/BE[0]#
53 AD[07] +3.3V AD[07] +3.3V
54 +3.3V AD[06] +3.3V AD[06]
55 AD[05] AD[04] AD[05] AD[04]
56 AD[03] Ground AD[03] Ground
57 Ground AD[02] Ground AD[02]
58 AD[01] AD[00] AD[01] AD[00]
59 +5V (I/O) +5V (I/O) +3.3V (I/O) +3.3V (I/O)
60 ACK64# REQ64# ACK64# REQ64#
61 +5V +5V +5V +5V
62 +5V +5V +5V +5V
32-bit connector end
CONNECTOR KEY CONNECTOR KEY 64-bit spacer
CONNECTOR KEY CONNECTOR KEY 64-bit spacer
63 Reserved Ground Reserved Ground
64-bit connector start
64 Ground C/BE[7]# Ground C/BE[7]#
65 C/BE[6]# C/BE[5]# C/BE[6]# C/BE[5]#
66 C/BE[4]# +5V (I/O) C/BE[4]# +3.3V (I/O)
67 Ground PAR64 Ground PAR64
68 AD[63] AD[62] AD[63] AD[62]
69 AD[61] Ground AD[61] Ground
70 +5V (I/O) AD[60] +3.3V (I/O) AD[60]
71 AD[59] AD[58] AD[59] AD[58]
72 AD[57] Ground AD[57] Ground
73 Ground AD[56] Ground AD[56]
74 AD[55] AD[54] AD[55] AD[54]
75 AD[53] +5V (I/O) AD[53] +3.3V (I/O)
76 Ground AD[52] Ground AD[52]
77 AD[51] AD[50] AD[51] AD[50]
78 AD[49] Ground AD[49] Ground
79 +5V (I/O) AD[48] +3.3V (I/O) AD[48]
80 AD[47] AD[46] AD[47] AD[46]
81 AD[45] Ground AD[45] Ground
82 Ground AD[44] Ground AD[44]
Revision 2.2
145
7DEOH????????3&,?&RQQHFWRU?3LQRXW??FRQWLQXHG?
5V System Environment 3.3V System Environment
Pin Side B Side A Side B Side A Comments
83 AD[43] AD[42] AD[43] AD[42]
84 AD[41] +5V (I/O) AD[41] +3.3V (I/O)
85 Ground AD[40] Ground AD[40]
86 AD[39] AD[38] AD[39] AD[38]
87 AD[37] Ground AD[37] Ground
88 +5V (I/O) AD[36] +3.3V (I/O) AD[36]
89 AD[35] AD[34] AD[35] AD[34]
90 AD[33] Ground AD[33] Ground
91 Ground AD[32] Ground AD[32]
92 Reserved Reserved Reserved Reserved
93 Reserved Ground Reserved Ground
94 Ground Reserved Ground Reserved
64-bit connector end
3LQV?ODEHOHG????9? ?,?2? ??DQG??????9? ?,?2? ??DUH?VSHFLDO?SRZHU?SLQV?IRU?GHILQLQJ?DQG?GULYLQJ
WKH?3&,?VLJQDOLQJ?UDLO?RQ?WKH?8QLYHUVDO?%RDUG???2Q?WKH?PRWKHUERDUG??WKHVH?SLQV?DUH
FRQQHFWHG?WR?WKH?PDLQ???9?RU?????9?SODQH??UHVSHFWLYHO\?
5HIHU?WR?6HFWLRQ????????IRU?VSHFLDO?UHTXLUHPHQWV?IRU?WKH?FRQQHFWLRQ?RI?REQ64#?RQ
???ELW?RQO\?H[SDQVLRQ?VORW?FRQQHFWRUV?
Revision 2.2
146
4.4. Expansion Board Specification
4.4.1. Board Pin Assignment
7KH?3&,?FRQQHFWRU?FRQWDLQV?DOO?WKH?VLJQDOV?GHILQHG?IRU?3&,?FRPSRQHQWV??SOXV?WZR?SLQV
WKDW?DUH?UHODWHG?WR?WKH?FRQQHFWRU?RQO\???7KHVH?DUH?PRSNT1#?DQG?PRSNT2#???7KH\?DUH
XVHG?IRU?WZR?SXUSRVHV???LQGLFDWLQJ?WKDW?DQ?H[SDQVLRQ?ERDUG?LV?SK\VLFDOO\?SUHVHQW?LQ?WKH
VORW?DQG?SURYLGLQJ?LQIRUPDWLRQ?DERXW?WKH?WRWDO?SRZHU?UHTXLUHPHQWV?RI?WKH?ERDUG?
7DEOH??????GHILQHV?WKH?UHTXLUHG?VHWWLQJ?RI?WKH?PRSNT#?SLQV?IRU?H[SDQVLRQ?ERDUGV?
7DEOH????????3UHVHQW?6LJQDO?’HILQLWLRQV
PRSNT1# PRSNT2# Expansion Configuration
Open Open No expansion board present
Ground Open Expansion board present, 25 W maximum
Open Ground Expansion board present, 15 W maximum
Ground Ground Expansion board present, 7.5 W maximum
,Q?SURYLGLQJ?D?SRZHU?OHYHO?LQGLFDWLRQ??WKH?H[SDQVLRQ?ERDUG?PXVW?LQGLFDWH?WRWDO?PD[LPXP
SRZHU?FRQVXPSWLRQ?IRU?WKH?ERDUG??LQFOXGLQJ?DOO?VXSSO\?YROWDJHV???7KH?H[SDQVLRQ?ERDUGV
PD\?RSWLRQDOO\?GUDZ?DOO?WKLV?SRZHU?IURP?HLWKHU?WKH??9?RU????9?SRZHU?UDLO???)XUWKHUPRUH?
LI?WKH?H[SDQVLRQ?ERDUG?LV?FRQILJXUDEOH??H?J???VRFNHWV?IRU?PHPRU\?H[SDQVLRQ??HWF????WKH?SLQ
VWUDSSLQJ?PXVW?LQGLFDWH?WKH?WRWDO?SRZHU?FRQVXPHG?E\?D?IXOO\?FRQILJXUHG?ERDUG??ZKLFK
PD\?EH?PRUH?WKDQ?WKDW?FRQVXPHG?LQ?LWV?VKLSSLQJ?FRQILJXUDWLRQ?
([SDQVLRQ?ERDUGV?WKDW?GR?QRW?LPSOHPHQW?-7$*?%RXQGDU\?6FDQ?DUH?UHTXLUHG?WR?FRQQHFW
TDI?DQG?TDO??SLQV??$?DQG??%??VR?WKH?VFDQ?FKDLQ?LV?QRW?EURNHQ?
3LQ???%?LV?D?VSHFLDO?SXUSRVH?SLQ?WKDW?KDV?ORJLFDO?VLJQLILFDQFH?LQ????0+]?FDSDEOH
H[SDQVLRQ?ERDUGV??DQG??LQ?VXFK?ERDUGV??LW?PXVW?EH?FRQQHFWHG?DQG?GHFRXSOHG?DV?GHVFULEHG
LQ?6HFWLRQ???????)RU?DOO?RWKHU?H[SDQVLRQ?ERDUGV??WKLV?SLQ?PXVW?EH?WUHDWHG?LQ?DOO?UHVSHFWV?DV
D?VWDQGDUG?JURXQG?SLQ??L?H???WKH?HGJH?ILQJHU?PXVW?EH?SODWHG?DQG?FRQQHFWHG?WR?WKH?JURXQG
SODQH?RI?WKH?H[SDQVLRQ?ERDUG?
Revision 2.2
147
7DEOH????????3&,?([SDQVLRQ?%RDUG?3LQRXW
5V Board Universal Board 3.3V Board
Pin Side B Side A Side B Side A Side B Side A Comments
1 -12V TRST# -12V TRST# -12V TRST#
32-bit start
2 TCK +12V TCK +12V TCK +12V
3 Ground TMS Ground TMS Ground TMS
4 TDO TDI TDO TDI TDO TDI
5 +5V +5V +5V +5V +5V +5V
6 +5V INTA# +5V INTA# +5V INTA#
7 INTB# INTC# INTB# INTC# INTB# INTC#
8 INTD# +5V INTD# +5V INTD# +5V
9 PRSNT1# Reserved PRSNT1# Reserved PRSNT1# Reserved
10 Reserved +5V Reserved +V I/O Reserved +3.3V
11 PRSNT2# Reserved PRSNT2# Reserved PRSNT2# Reserved
12 Ground Ground
KEYWAY KEYWAY 3.3V key
13 Ground Ground
KEYWAY KEYWAY 3.3V key
14 Reserved 3.3Vaux Reserved 3.3Vaux Reserved 3.3Vaux
15 Ground RST# Ground RST# Ground RST#
16 CLK +5V CLK +V I/O CLK +3.3V
17 Ground GNT# Ground GNT# Ground GNT#
18 REQ# Ground REQ# Ground REQ# Ground
19 +5V PME# +V I/O PME# +3.3V PME#
20 AD[31] AD[30] AD[31] AD[30] AD[31] AD[30]
21 AD[29] +3.3V AD[29] +3.3V AD[29] +3.3V
22 Ground AD[28] Ground AD[28] Ground AD[28]
23 AD[27] AD[26] AD[27] AD[26] AD[27] AD[26]
24 AD[25] Ground AD[25] Ground AD[25] Ground
25 +3.3V AD[24] +3.3V AD[24] +3.3V AD[24]
26 C/BE[3]# IDSEL C/BE[3]# IDSEL C/BE[3]# IDSEL
27 AD[23] +3.3V AD[23] +3.3V AD[23] +3.3V
28 Ground AD[22] Ground AD[22] Ground AD[22]
29 AD[21] AD[20] AD[21] AD[20] AD[21] AD[20]
30 AD[19] Ground AD[19] Ground AD[19] Ground
31 +3.3V AD[18] +3.3V AD[18] +3.3V AD[18]
32 AD[17] AD[16] AD[17] AD[16] AD[17] AD[16]
33 C/BE[2]# +3.3V C/BE[2]# +3.3V C/BE[2]# +3.3V
34 Ground FRAME# Ground FRAME# Ground FRAME#
35 IRDY# Ground IRDY# Ground IRDY# Ground
36 +3.3V TRDY# +3.3V TRDY# +3.3V TRDY#
37 DEVSEL# Ground DEVSEL# Ground DEVSEL# Ground
38 Ground STOP# Ground STOP# Ground STOP#
39 LOCK# +3.3V LOCK# +3.3V LOCK# +3.3V
40 PERR# Reserved PERR# Reserved PERR# Reserved
41 +3.3V Reserved +3.3V Reserved +3.3V Reserved
42 SERR# Ground SERR# Ground SERR# Ground
Revision 2.2
148
7DEOH????????3&,?([SDQVLRQ?%RDUG?3LQRXW??FRQWLQXHG?
5V Board Universal Board 3.3V Board
Pin Side B Side A Side B Side A Side B Side A Comments
43 +3.3V PAR +3.3V PAR +3.3V PAR
44 C/BE[1]# AD[15] C/BE[1]# AD[15] C/BE[1]# AD[15]
45 AD[14] +3.3V AD[14] +3.3V AD[14] +3.3V
46 Ground AD[13] Ground AD[13] Ground AD[13]
47 AD[12] AD[11] AD[12] AD[11] AD[12] AD[11]
48 AD[10] Ground AD[10] Ground AD[10] Ground
49 Ground AD[09] M66EN AD[09] M66EN AD[09]
66 MHz /gnd
50
KEYWAY KEYWAY
Ground Ground
5V key
51
KEYWAY KEYWAY
Ground Ground
5V key
52 AD[08] C/BE[0]# AD[08] C/BE[0]# AD[08] C/BE[0]#
53 AD[07] +3.3V AD[07] +3.3V AD[07] +3.3V
54 +3.3V AD[06] +3.3V AD[06] +3.3V AD[06]
55 AD[05] AD[04] AD[05] AD[04] AD[05] AD[04]
56 AD[03] Ground AD[03] Ground AD[03] Ground
57 Ground AD[02] Ground AD[02] Ground AD[02]
58 AD[01] AD[00] AD[01] AD[00] AD[01] AD[00]
59 +5V +5V +V I/O +V I/O +3.3V +3.3V
60 ACK64# REQ64# ACK64# REQ64# ACK64# REQ64#
61 +5V +5V +5V +5V +5V +5V
62 +5V +5V +5V +5V +5V +5V
32-bit end
KEYWAY KEYWAY KEYWAY 64-bit spacer
KEYWAY KEYWAY KEYWAY 64-bit spacer
63 Reserved Ground Reserved Ground Reserved Ground
64-bit start
64 Ground C/BE[7]# Ground C/BE[7]# Ground C/BE[7]#
65 C/BE[6]# C/BE[5]# C/BE[6]# C/BE[5]# C/BE[6]# C/BE[5]#
66 C/BE[4]# +5V C/BE[4]# +V I/O C/BE[4]# +3.3V
67 Ground PAR64 Ground PAR64 Ground PAR64
68 AD[63] AD[62] AD[63] AD[62] AD[63] AD[62]
69 AD[61] Ground AD[61] Ground AD[61] Ground
70 +5V AD[60] +V I/O AD[60] +3.3V AD[60]
71 AD[59] AD[58] AD[59] AD[58] AD[59] AD[58]
72 AD[57] Ground AD[57] Ground AD[57] Ground
73 Ground AD[56] Ground AD[56] Ground AD[56]
74 AD[55] AD[54] AD[55] AD[54] AD[55] AD[54]
75 AD[53] +5V AD[53] +V I/O AD[53] +3.3V
76 Ground AD[52] Ground AD[52] Ground AD[52]
77 AD[51] AD[50] AD[51] AD[50] AD[51] AD[50]
78 AD[49] Ground AD[49] Ground AD[49] Ground
79 +5V AD[48] +V I/O AD[48] +3.3V AD[48]
80 AD[47] AD[46] AD[47] AD[46] AD[47] AD[46]
81 AD[45] Ground AD[45] Ground AD[45] Ground
82 Ground AD[44] Ground AD[44] Ground AD[44]
Revision 2.2
149
7DEOH????????3&,?([SDQVLRQ?%RDUG?3LQRXW??FRQWLQXHG?
5V Board Universal Board 3.3V Board
Pin Side B Side A Side B Side A Side B Side A Comments
83 AD[43] AD[42] AD[43] AD[42] AD[43] AD[42]
84 AD[41] +5V AD[41] +V I/O AD[41] +3.3V
85 Ground AD[40] Ground AD[40] Ground AD[40]
86 AD[39] AD[38] AD[39] AD[38] AD[39] AD[38]
87 AD[37] Ground AD[37] Ground AD[37] Ground
88 +5V AD[36] +V I/O AD[36] +3.3V AD[36]
89 AD[35] AD[34] AD[35] AD[34] AD[35] AD[34]
90 AD[33] Ground AD[33] Ground AD[33] Ground
91 Ground AD[32] Ground AD[32] Ground AD[32]
92 Reserved Reserved Reserved Reserved Reserved Reserved
93 Reserved Ground Reserved Ground Reserved Ground
94 Ground Reserved Ground Reserved Ground Reserved
64-bit end
7DEOH????????3LQ?6XPPDU\????????ELW?([SDQVLRQ?%RDUG
Pin Type 5V Board Universal Board 3.3V Board
Ground 22 18 (Note) 22 (Note)
+5 V 13 8 8
+3.3 V 12 12 17
I/O pwr 0 5 0
Reserv’d 4 4 4
NOTE:
If the M66EN pin is implemented, the number of ground pins for a Universal
board is 17 and the number of ground pins for a 3.3V board is 21.
7DEOH????????3LQ?6XPPDU\????????ELW?%RDUG??LQFUHPHQWDO?SLQV?
Pin Type 5V Board Universal Board 3.3V Board
Ground 16 16 16
+5 V 6 0 0
+3.3 V 0 0 6
I/O pwr 0 6 0
Reserv’d 5 5 5
Revision 2.2
150
3LQV?ODEHOHG???9 ,?2 ??DUH?VSHFLDO?SRZHU?SLQV?IRU?GHILQLQJ?DQG?GULYLQJ?WKH?3&,?VLJQDOLQJ
UDLO?RQ?WKH?8QLYHUVDO?%RDUG???2Q?WKLV?ERDUG??WKH?3&,?FRPSRQHQW?V?,?2?EXIIHUV?PXVW?EH
SRZHUHG?IURP?WKHVH?VSHFLDO?SRZHU?SLQV?RQO\ ?? †QRW?IURP?WKH?RWKHU???9?RU?????9?SRZHU
SLQV?
4.4.2. Power Requirements
4.4.2.1. Decoupling
8QGHU?W\SLFDO?FRQGLWLRQV??WKH?9 FF ?SODQH?WR?JURXQG?SODQH?FDSDFLWDQFH?ZLOO?SURYLGH
DGHTXDWH?GHFRXSOLQJ?IRU?WKH?9 FF ?FRQQHFWRU?SLQV???7KH?PD[LPXP?WUDFH?OHQJWK?IURP?D
FRQQHFWRU?SDG?WR?WKH?9 FF ?*1’?SODQH?YLD?VKDOO?EH??????LQFKHV??DVVXPHV?D????PLO?WUDFH
ZLGWK??
+RZHYHU??RQ?WKH?8QLYHUVDO?ERDUG??LW?LV?OLNHO\?WKDW?WKH?,?2?EXIIHU?SRZHU?UDLO?ZLOO?QRW?KDYH
DGHTXDWH?FDSDFLWDQFH?WR?WKH?JURXQG?SODQH?WR?SURYLGH?WKH?QHFHVVDU\?GHFRXSOLQJ???3LQV
ODEHOHG???9 ,?2 ??VKRXOG?EH?GHFRXSOHG?WR?JURXQG?ZLWK?DQ?DYHUDJH?RI???????µ)?SHU?SLQ?
$GGLWLRQDOO\??DOO?????9?SLQV??HYHQ?LI?WKH\?DUH?QRW?DFWXDOO\?GHOLYHULQJ?SRZHU??DQG?DQ\
XQXVHG???9?DQG?9 ,?2 ?SLQV?RQ?WKH?3&,?HGJH?FRQQHFWRU?SURYLGH?DQ?$&?UHWXUQ?SDWK?DQG
PXVW?KDYH?SODWHG?HGJH?ILQJHUV?DQG?EH?FRXSOHG?WR?WKH?JURXQG?SODQH?RQ?WKH?H[SDQVLRQ?ERDUG
DV?GHVFULEHG?EHORZ?WR?HQVXUH?WKH\?FRQWLQXH?WR?IXQFWLRQ?DV?HIILFLHQW?$&?UHIHUHQFH?SRLQWV?
?? 7KH?GHFRXSOLQJ?PXVW?DYHUDJH?DW?OHDVW??????µ)??KLJK?VSHHG??SHU?9 FF ?SLQ?
?? 7KH?WUDFH?OHQJWK?IURP?SLQ?SDG?WR?FDSDFLWRU?SDG?VKDOO?EH?QR?JUHDWHU?WKDQ??????LQFKHV
XVLQJ?D?WUDFH?ZLGWK?RI?DW?OHDVW??????LQFKHV?
?? 7KHUH?LV?QR?OLPLW?WR?WKH?QXPEHU?RI?SLQV?WKDW?FDQ?VKDUH?WKH?VDPH?FDSDFLWRU?SURYLGHG
WKDW?UHTXLUHPHQWV???DQG???DUH?PHW?
4.4.2.2. Power Consumption
7KH?PD[LPXP?SRZHU?DOORZHG?IRU?DQ\?3&,?ERDUG?LV????ZDWWV??DQG?UHSUHVHQWV?WKH?WRWDO
SRZHU?GUDZQ?IURP?DOO?SRZHU?UDLOV?SURYLGHG?DW?WKH?FRQQHFWRU????9??????9???9 ,?2 ? ????9?
???9??????9 DX[ ????7KH?H[SDQVLRQ?ERDUG?PD\?RSWLRQDOO\?GUDZ?DOO?WKLV?SRZHU?IURP?HLWKHU
WKH???9?RU?????9?UDLO?
,W?LV?DQWLFLSDWHG?WKDW?PDQ\?V\VWHPV?ZLOO?QRW?SURYLGH?D?IXOO????ZDWWV?SHU?FRQQHFWRU?IRU?HDFK
SRZHU?UDLO??EHFDXVH?PRVW?ERDUGV?ZLOO?W\SLFDOO\?GUDZ?PXFK?OHVV?WKDQ?WKLV?DPRXQW???)RU?WKLV
UHDVRQ??LW?LV?UHFRPPHQGHG?WKDW?3&,?ERDUGV?WKDW?FRQVXPH?PRUH?WKDQ????ZDWWV?SRZHU?XS?LQ
35 While the primary goal of the PCI 5V to 3.3V transition strategy is to spare vendors the burden and
expense of implementing 3.3V parts that are "5V tolerant," such parts are not excluded. If a PCI component
of this type is used on the Universal Board, its I/O buffers may optionally be connected to the 3.3V rail
rather than the "I/O" designated power pins; but high clamp diodes must still be connected to the "I/O"
designated power pins. (Refer to the last paragraph of Section 4.2.1.2. - "Clamping directly to the 3.3V rail
with a simple diode must never be used in the 5V signaling environment.") Since the effective operation of
these high clamp diodes may be critical to both signal quality and device reliability, the designer must
provide enough extra "I/O" designated power pins on a component to handle the current spikes associated
with the 5V maximum AC waveforms (Section 4.2.1.3.).
Revision 2.2
151
DQG?UHVHW?WR?D?UHGXFHG?SRZHU?VWDWH?WKDW?FRQVXPHV????ZDWWV?RU?OHVV???:KLOH?LQ?WKLV?VWDWH??WKH
ERDUG?PXVW?SURYLGH?IXOO?DFFHVV?WR?LWV?3&,?&RQILJXUDWLRQ?6SDFH?DQG?PXVW?SHUIRUP?UHTXLUHG
ERRWVWUDS?IXQFWLRQV??VXFK?DV?EDVLF?WH[W?PRGH?RQ?D?YLGHR?ERDUG???$OO?RWKHU?ERDUG?IXQFWLRQV
FDQ?EH?VXVSHQGHG?LI?QHFHVVDU\???7KLV?SRZHU?VDYLQJ?VWDWH?FDQ?EH?DFKLHYHG?LQ?D?YDULHW\?RI
ZD\V???)RU?H[DPSOH?
• &ORFN?UDWHV?RQ?WKH?ERDUG?FDQ?EH?UHGXFHG??ZKLFK?UHGXFHV?SHUIRUPDQFH?EXW?GRHV?QRW
OLPLW?IXQFWLRQDOLW\?
• 3RZHU?SODQHV?WR?QRQ?FULWLFDO?SDUWV?FRXOG?EH?VKXW?RII?ZLWK?D?)(7??ZKLFK?FRXOG?OLPLW
IXQFWLRQDO?FDSDELOLW\?
$IWHU?WKH?GULYHU?IRU?WKH?ERDUG?KDV?EHHQ?LQLWLDOL]HG??LW?PD\?SODFH?WKH?ERDUG?LQWR?D?IXOO\
SRZHUHG??IXOO?IXQFWLRQ?SHUIRUPDQFH?VWDWH?XVLQJ?D?GHYLFH?GHSHQGHQW?PHFKDQLVP?RI?FKRLFH
?SUREDEO\?UHJLVWHU?EDVHG????,Q?DGYDQFHG?SRZHU?PDQDJHG?V\VWHPV??WKH?GHYLFH?GULYHU?PD\
EH?UHTXLUHG?WR?UHSRUW?WKH?WDUJHW?SRZHU?FRQVXPSWLRQ?EHIRUH?IXOO\?HQDEOLQJ?WKH?ERDUG?LQ
RUGHU?WR?DOORZ?WKH?V\VWHP?WR?GHWHUPLQH?LI?LW?KDV?D?VXIILFLHQW?SRZHU?EXGJHW?IRU?DOO?ERDUGV?LQ
WKH?FXUUHQW?FRQILJXUDWLRQ???7KH?GULYHU?PXVW?EH?DEOH?WR?DFFXUDWHO\?GHWHUPLQH?WKH?PD[LPXP
SRZHU?UHTXLUHPHQWV?IRU?LWV?ERDUG?DV?FXUUHQWO\?FRQILJXUHG?DQG?IURP?ZKLFK?UDLO?V??WKLV
SRZHU?ZLOO?EH?GUDZQ?
([SDQVLRQ?ERDUGV?PXVW?QHYHU?VRXUFH?DQ\?SRZHU?EDFN?WR?WKH?V\VWHP?ERDUG??H[FHSW?LQ?WKH
FDVH?ZKHUH?DQ?H[SDQVLRQ?ERDUG?KDV?EHHQ?VSHFLILFDOO\?GHVLJQHG?WR?SURYLGH?D?JLYHQ
V\VWHP¶V?SRZHU???,Q?VRPH?FDVHV??ERDUGV?FDSDEOH?RI????9?3&,?VLJQDOLQJ?KDYH?PXOWLSOH
PHFKDQLVPV?WKDW?LQGLUHFWO\?VRXUFH?SRZHU?EDFN?WR?WKH?V\VWHP?DQG?ZLOO?YLRODWH?WKLV
UHTXLUHPHQW?LI?QRW?SURSHUO\?FRQWUROOHG???)RU?H[DPSOH??ERDUGV?FRQWDLQLQJ?FRPSRQHQWV?ZLWK
EXV?FODPSV?WR?WKH????9?UDLO?PD\?FUHDWH?D?‡FKDUJH?SXPS·?ZKLFK?GLUHFWV?H[FHVV?EXV
VZLWFKLQJ?HQHUJ\?EDFN?LQWR?WKH?V\VWHP?ERDUG???$OWHUQDWHO\??,?2?RXWSXW?EXIIHUV?RSHUDWLQJ
RQ?WKH????9?UDLO??EXW?XVHG?LQ?D??9?VLJQDOLQJ?HQYLURQPHQW??PD\?EOHHG?WKH?H[FHVV?FKDUJH
RII?WKH?EXV?DQG?LQWR?WKH????9?SRZHU?QHW?ZKHQ?WKH\?GULYH?WKH?EXV?‡KLJK·?DIWHU?LW?ZDV
SUHYLRXVO\?GULYHQ?WR?WKH??9?UDLO???8QLQWHQWLRQDO?SRZHU?VRXUFLQJ?E\?DQ\?VXFK?PHFKDQLVP
PXVW?EH?PDQDJHG?E\?SURSHU?GHFRXSOLQJ?DQG?VXIILFLHQW?ORFDO?ORDG?RQ?WKH?VXSSO\??EOHHG
UHVLVWRU?RU?RWKHUZLVH??WR?GLVVLSDWH?DQ\?SRZHU?‡JHQHUDWHG·?RQ?WKH?H[SDQVLRQ?ERDUG???7KLV
UHTXLUHPHQW?GRHV?QRW?DSSO\?WR?QRLVH?JHQHUDWHG?RQ?WKH?SRZHU?UDLO?DV?ORQJ?DV?WKH?QHW?’&
FXUUHQW?DFFXPXODWHG?RYHU?DQ\?WZR?FORFN?SHULRGV?LV?]HUR?
4.4.3. Physical Requirements
4.4.3.1. Trace Length Limits
7UDFH?OHQJWKV?IURP?WKH?WRS?RI?WKH?H[SDQVLRQ?ERDUG¶V?HGJH?FRQQHFWRU?WR?WKH?3&,?GHYLFH?DUH
DV?IROORZV?
• 7KH?PD[LPXP?WUDFH?OHQJWKV?IRU?DOO????ELW?LQWHUIDFH?VLJQDOV?DUH?OLPLWHG?WR?????LQFKHV
IRU????ELW?DQG????ELW?H[SDQVLRQ?ERDUGV???7KLV?LQFOXGHV?DOO?VLJQDO?JURXSV??UHIHU?WR
6HFWLRQ???????H[FHSW?WKRVH?OLVWHG?DV??6\VWHP?3LQV????,QWHUUXSW?3LQV???DQG??-7$*
3LQV??
• 7KH?WUDFH?OHQJWKV?RI?WKH?DGGLWLRQDO?VLJQDOV?XVHG?LQ?WKH????ELW?H[WHQVLRQ?DUH?OLPLWHG?WR
??LQFKHV?RQ?DOO????ELW?H[SDQVLRQ?ERDUGV?
• 7KH?WUDFH?OHQJWK?IRU?WKH?3&,?CLK?VLJQDO?LV?????LQFKHV???????LQFKHV?IRU????ELW?DQG
???ELW?H[SDQVLRQ?ERDUGV?DQG?PXVW?EH?URXWHG?WR?RQO\?RQH?ORDG?
Revision 2.2
152
4.4.3.2. Routing Recommendations for Four-Layer Expansion
Boards
7KH?SRZHU?SLQV?KDYH?EHHQ?DUUDQJHG?RQ?WKH?FRQQHFWRU?WR?IDFLOLWDWH?OD\RXWV?RQ?IRXU?OD\HU
ERDUGV???$??VSOLW?SRZHU?SODQH??LV?SHUPLWWHG??DV?GHVFULEHG?LQ?6HFWLRQ???????????$OWKRXJK
WKLV?LV?D?VWDQGDUG?WHFKQLTXH??URXWLQJ?KLJK?VSHHG?VLJQDOV?GLUHFWO\?RYHU?WKLV?SODQH?VSOLW?FDQ
FDXVH?VLJQDO?LQWHJULW\?SUREOHPV???7KH?VSOLW?LQ?WKH?SODQH?GLVUXSWV?WKH?$&?UHWXUQ?SDWK?IRU?WKH
VLJQDO?FUHDWLQJ?DQ?LPSHGDQFH?GLVFRQWLQXLW\?
$?UHFRPPHQGHG?VROXWLRQ?LV?WR?DUUDQJH?WKH?VLJQDO?OHYHO?OD\RXWV?VR?WKDW?QR?KLJK?VSHHG
VLJQDO??H?J??????0+]??LV?UHIHUHQFHG?WR?ERWK?SODQHV???6LJQDO?WUDFHV?VKRXOG?HLWKHU?UHPDLQ
HQWLUHO\?RYHU?WKH????9?SODQH?RU?HQWLUHO\?RYHU?WKH??9?SODQH???6LJQDOV?WKDW?PXVW?FURVV?IURP
RQH?GRPDLQ?WR?WKH?RWKHU?VKRXOG?EH?URXWHG?RQ?WKH?RSSRVLWH?VLGH?RI?WKH?ERDUG?VR?WKDW?WKH\
DUH?UHIHUHQFHG?WR?WKH?JURXQG?SODQH?ZKLFK?LV?QRW?VSOLW???,I?WKLV?LV?QRW?SRVVLEOH??DQG?VLJQDOV
PXVW?EH?URXWHG?RYHU?WKH?SODQH?VSOLW??WKH?WZR?SODQHV?VKRXOG?EH?FDSDFLWLYHO\?WLHG?WRJHWKHU
??9?SODQH?GHFRXSOHG?GLUHFWO\?WR????9?SODQH??ZLWK??????µ)?KLJK?VSHHG?FDSDFLWRUV?IRU?HDFK
IRXU?VLJQDOV?FURVVLQJ?WKH?VSOLW?DQG?WKH?FDSDFLWRU?VKRXOG?EH?SODFHG?QRW?PRUH?WKDQ
?????LQFKHV?IURP?WKH?SRLQW?WKH?VLJQDOV?FURVV?WKH?VSOLW?
4.4.3.3. Impedance
7KH?XQORDGHG?FKDUDFWHULVWLF?LPSHGDQFH??= ? ??RI?WKH?VKDUHG?3&,?VLJQDO?WUDFHV?RQ?WKH
H[SDQVLRQ?ERDUG?VKDOO?EH?FRQWUROOHG?WR?EH?LQ?WKH???Ω?????Ω?UDQJH???7KH?WUDFH?YHORFLW\
PXVW?EH?EHWZHHQ?????SV?LQFK?DQG?????SV?LQFK?
4.4.3.4. Signal Loading
6KDUHG?3&,?VLJQDOV?PXVW?EH?OLPLWHG?WR?RQH?ORDG?RQ?WKH?H[SDQVLRQ?ERDUG???9LRODWLRQ?RI
H[SDQVLRQ?ERDUG?WUDFH?OHQJWK?RU?ORDGLQJ?OLPLWV?ZLOO?FRPSURPLVH?V\VWHP?VLJQDO?LQWHJULW\?
,W?LV?VSHFLILFDOO\?D?YLRODWLRQ?RI?WKLV?VSHFLILFDWLRQ?IRU?H[SDQVLRQ?ERDUGV?WR?
• $WWDFK?DQ?H[SDQVLRQ?520?GLUHFWO\??RU?YLD?EXV?WUDQVFHLYHUV??RQ?DQ\?3&,?SLQV?
• $WWDFK?WZR?RU?PRUH?3&,?GHYLFHV?RQ?DQ?H[SDQVLRQ?ERDUG??XQOHVV?WKH\?DUH?SODFHG
EHKLQG?D?3&,?WR?3&,?EULGJH?
• $WWDFK?DQ\?ORJLF??RWKHU?WKDQ?D?VLQJOH?3&,?GHYLFH??WKDW??VQRRSV??3&,?SLQV?
• 8VH?3&,?FRPSRQHQW?VHWV?WKDW?SODFH?PRUH?WKDQ?RQH?ORDG?RQ?HDFK?3&,?SLQ??H?J??
VHSDUDWH?DGGUHVV?DQG?GDWD?SDWK?FRPSRQHQWV?
• 8VH?D?3&,?FRPSRQHQW?WKDW?KDV?PRUH?WKDQ????S)?FDSDFLWDQFH?SHU?SLQ?
• $WWDFK?DQ\?SXOO?XS?UHVLVWRUV?RU?RWKHU?GLVFUHWH?GHYLFHV?WR?WKH?3&,?VLJQDOV??XQOHVV?WKH\
DUH?SODFHG?EHKLQG?D?3&,?WR?3&,?EULGJH?
Revision 2.2
153
Chapter 5
Mechanical Specification
5.1. Overview
7KH?3&,?H[SDQVLRQ?FDUG?LV?EDVHG?RQ?D?UDZ?FDUG?GHVLJQ??VHH?)LJXUHV?????WR??????WKDW?LV
HDVLO\?LPSOHPHQWHG?LQ?H[LVWLQJ?FKDVVLV?GHVLJQV?IURP?PXOWLSOH?PDQXIDFWXUHUV???7KH?FDUG
GHVLJQ?DGDSWV?WR?,6$??(,6$??DQG?0&?V\VWHPV???3&,?H[SDQVLRQ?FDUGV?KDYH?WZR?EDVLF?IRUP
IDFWRUV???VWDQGDUG?OHQJWK?DQG?VKRUW?OHQJWK???7KH?VWDQGDUG?OHQJWK?FDUG?SURYLGHV????VTXDUH
LQFKHV?RI?UHDO?HVWDWH???7KH?IL[HG?DQG?YDULDEOH?KHLJKW?VKRUW?OHQJWK?FDUGV?ZHUH?FKRVHQ?IRU
SDQHO?RSWLPL]DWLRQ?WR?SURYLGH?WKH?ORZHVW?FRVW?IRU?D?IXQFWLRQ???7KH?IL[HG?DQG?YDULDEOH
KHLJKW?VKRUW?FDUGV?DOVR?SURYLGH?WKH?ORZHVW?FRVW?WR?LPSOHPHQW?LQ?D?V\VWHP??WKH?ORZHVW
HQHUJ\?FRQVXPSWLRQ??DQG?DOORZ?WKH?GHVLJQ?RI?VPDOOHU?V\VWHPV???7KH?LQWHUFRQQHFW?IRU?WKH
3&,?H[SDQVLRQ?FDUG?KDV?EHHQ?GHILQHG?IRU?ERWK?WKH????ELW?DQG????ELW?LQWHUIDFHV?
3&,?FDUGV?DQG?FRQQHFWRUV?DUH?NH\HG?WR?PDQDJH?WKH??9?WR????9?WUDQVLWLRQ???7KH?EDVLF
???ELW?FRQQHFWRU?FRQWDLQV?????SLQV???7KH?ORJLFDO?QXPEHULQJ?RI?SLQV?VKRZV?????SLQ
LGHQWLILFDWLRQ?QXPEHUV??EXW?IRXU?SLQV?DUH?QRW?SUHVHQW?DQG?DUH?UHSODFHG?E\?WKH?NH\LQJ
ORFDWLRQ???,Q?RQH?RULHQWDWLRQ??WKH?FRQQHFWRU?LV?NH\HG?WR?DFFHSW??9?V\VWHP?VLJQDOLQJ
HQYLURQPHQW?ERDUGV??WXUQHG?????GHJUHHV??WKH?NH\?LV?ORFDWHG?WR?DFFHSW????9?V\VWHP
VLJQDOLQJ?HQYLURQPHQW?ERDUGV???8QLYHUVDO?DGG?LQ?FDUGV??FDUGV?EXLOW?WR?ZRUN?LQ?ERWK??9
DQG????9?V\VWHP?VLJQDOLQJ?HQYLURQPHQWV??KDYH?WZR?NH\?VORWV?VR?WKDW?WKH\?FDQ?SOXJ?LQWR
HLWKHU?FRQQHFWRU???$????ELW?H[WHQVLRQ??EXLOW?RQWR?WKH?VDPH?FRQQHFWRU?PROGLQJ??H[WHQGV?WKH
WRWDO?QXPEHU?RI?SLQV?WR???????7KH????ELW?FRQQHFWRU?VXEVHW?GHILQHV?WKH?V\VWHP?VLJQDOLQJ
HQYLURQPHQW??????ELW?FDUGV?DQG????ELW?FDUGV?DUH?LQWHU?RSHUDEOH?ZLWKLQ?WKH?V\VWHP?V
VLJQDOLQJ?YROWDJH?FODVVHV?GHILQHG?E\?WKH?NH\LQJ?LQ?WKH????ELW?FRQQHFWRU?VXEVHW???$????ELW
FDUG?LGHQWLILHV?LWVHOI?IRU????ELW?WUDQVIHUV?RQ?WKH????ELW?FRQQHFWRU???$????ELW?FDUG?LQ?D????ELW
FRQQHFWRU?PXVW?FRQILJXUH?IRU????ELW?WUDQVIHUV?
0D[LPXP?FDUG?SRZHU?GLVVLSDWLRQ?LV?HQFRGHG?RQ?WKH?PRSNT1#?DQG?PRSNT2#?SLQV?RI
WKH?H[SDQVLRQ?FDUG???7KLV?KDUG?HQFRGLQJ?FDQ?EH?UHDG?E\?V\VWHP?VRIWZDUH?XSRQ
LQLWLDOL]DWLRQ???7KH?V\VWHP?V?VRIWZDUH?FDQ?WKHQ?PDNH?D?GHWHUPLQDWLRQ?ZKHWKHU?DGHTXDWH
FRROLQJ?DQG?VXSSO\?FXUUHQW?LV?DYDLODEOH?LQ?WKDW?V\VWHP?IRU?UHOLDEOH?RSHUDWLRQ?DW?VWDUW?XS
DQG?LQLWLDOL]DWLRQ?WLPH???6XSSRUWHG?SRZHU?OHYHOV?DQG?WKHLU?HQFRGLQJ?DUH?GHILQHG?LQ
&KDSWHU???
7KH?3&,?H[SDQVLRQ?FDUG?LQFOXGHV?D?PRXQWLQJ?EUDFNHW?IRU?FDUG?ORFDWLRQ?DQG?UHWHQWLRQ?
7KH?EDFNSODWH?LV?WKH?LQWHUIDFH?EHWZHHQ?WKH?FDUG?DQG?WKH?V\VWHP?WKDW?SURYLGHV?IRU?FDEOH
HVFDSHPHQW???7KH?FDUG?KDV?EHHQ?GHVLJQHG?WR?DFFRPPRGDWH?3&,?EUDFNHWV?IRU?ERWK
,6$?(,6$?DQG?0&?V\VWHPV???6HH?)LJXUHV?????DQG?????IRU?WKH?,6$?(,6$?DVVHPEOLHV?DQG
)LJXUHV??????DQG??????IRU?WKH?0&?DVVHPEOLHV???7KH?,6$?(,6$?NLW?FRQWDLQV?D?3&,?EUDFNHW?
IRXU??????VFUHZV??DQG?D?FDUG?UHWDLQHU???7KH?DVVHPEOHG?OHQJWK?RI?WKH?3&,?H[SDQVLRQ?ERDUG
Revision 2.2
154
LV?WKDW?RI?DQ?0&?FDUG???7KH?UHWDLQHU?IDVWHQV?WR?WKH?IURQW?HGJH?RI?WKH?3&,?FDUG?WR?SURYLGH
VXSSRUW?YLD?D?VWDQGDUG?,6$?FDUG?JXLGH???7KH?0&?EUDFNHW?NLW?FRQWDLQV?D?ULYHWHG?0&
EUDFNHW?EUDFNHW?EUDFH?DVVHPEO\?DQG?WZR?SDQ?KHDG??????VFUHZV?
7KH?FRPSRQHQW?VLGH?RI?D?3&,?H[SDQVLRQ?FDUG?LV?WKH?RSSRVLWH?RI?,6$?(,6$?DQG?0&?FDUGV?
7KH?3&,?FDUG?LV?D?PLUURU?LPDJH?RI?,6$?(,6$?DQG?0&?FDUGV???$?JRDO?RI?3&,?LV?WR?HQDEOH
LWV?LPSOHPHQWDWLRQ?LQ?V\VWHPV?ZLWK?D?OLPLWHG?QXPEHU?RI?H[SDQVLRQ?FDUG?VORWV???,Q?WKHVH
V\VWHPV??WKH?3&,?H[SDQVLRQ?ERDUG?FRQQHFWRU?FDQ?FRH[LVW??ZLWKLQ?D?VLQJOH?VORW??ZLWK?DQ
,6$?(,6$?RU?0&?H[SDQVLRQ?FRQQHFWRU???7KHVH?VORWV?DUH?UHIHUUHG?WR?DV?VKDUHG?VORWV?
6KDUHG?VORWV?DOORZ?WKH?HQG?XVHU?WR?LQVWDOO?D?3&,??,6$?(,6$??RU?0&?FDUG???+RZHYHU??RQO\
RQH?H[SDQVLRQ?ERDUG?FDQ?EH?LQVWDOOHG?LQ?D?VKDUHG?VORW?DW?D?WLPH???)RU?H[DPSOH??VKDUHG?VORWV
LQ?3&,?V\VWHPV?ZLWK?DQ?,6$?H[SDQVLRQ?EXV?FDQ?DFFRPPRGDWH?DQ?,6$?RU?D?3&,?H[SDQVLRQ
ERDUG??VKDUHG?VORWV?LQ?3&,?V\VWHPV?ZLWK?DQ?0&?H[SDQVLRQ?EXV?FDQ?DFFRPPRGDWH?DQ?0&
RU?D?3&,?H[SDQVLRQ?ERDUG??HWF?
5.2. Expansion Card Physical Dimensions and Tolerances
7KH?PD[LPXP?FRPSRQHQW?KHLJKW?RQ?WKH?SULPDU\?FRPSRQHQW?VLGH?RI?WKH?3&,?H[SDQVLRQ
FDUG?LV?QRW?WR?H[FHHG???????LQFKHV????????PP????7KH?PD[LPXP?FRPSRQHQW?KHLJKW?RQ?WKH
EDFN?VLGH?RI?WKH?FDUG?LV?QRW?WR?H[FHHG???????LQFKHV???????PP????’DWXP?$?RQ?WKH
LOOXVWUDWLRQV?LV?XVHG?WR?ORFDWH?WKH?3&,?FDUG?WR?WKH?SODQDU?DQG?WR?WKH?IUDPH?LQWHUIDFHV??WKH
EDFN?RI?WKH?IUDPH?DQG?WKH?FDUG?JXLGH???’DWXP?$?LV?FDUULHG?WKURXJK?WKH?ORFDWLQJ?NH\?RQ?WKH
FDUG?HGJH?DQG?WKH?ORFDWLQJ?NH\?RQ?WKH?FRQQHFWRU?
6HH?)LJXUHV?????WKURXJK??????IRU?3&,?H[SDQVLRQ?FDUG?SK\VLFDO?GLPHQVLRQV?
Revision 2.2
155
)LJXUH???????3&,?5DZ?&DUG???9?
)LJXUH???????3&,?5DZ?&DUG?????9?DQG?8QLYHUVDO?
Revision 2.2
156
)LJXUH???????3&,?5DZ?9DULDEOH?+HLJKW?6KRUW?&DUG???9?????ELW?
)LJXUH???????3&,?5DZ?9DULDEOH?+HLJKW?6KRUW?&DUG?????9?????ELW?
Revision 2.2
157
)LJXUH???????3&,?5DZ?9DULDEOH?+HLJKW?6KRUW?&DUG???9?????ELW??
Revision 2.2
158
)LJXUH???????3&,?5DZ?9DULDEOH?+HLJKW?6KRUW?&DUG?????9?????ELW?
Revision 2.2
159
)LJXUH???????3&,?&DUG?(GJH?&RQQHFWRU?%HYHO
Revision 2.2
160
)LJXUH???????,6$?$VVHPEO\???9?
)LJXUH???????,6$?$VVHPEO\?????9?DQG?8QLYHUVDO?
Revision 2.2
161
)LJXUH????????0&?$VVHPEO\???9?
)LJXUH????????0&?$VVHPEO\?????9?
Revision 2.2
162
)LJXUH????????,6$?%UDFNHW ??? ? ??
36 It is highly recommended that adapter card designers implement I/O brackets which mount on the
backside of PCI cards as soon as possible to reduce their exposure to causing EMC leakage in systems.
37 It is highly recommended that system designers initiate requirements which include the use of this new
design by their adapter card suppliers.
Revision 2.2
163
)LJXUH????????,6$?5HWDLQHU
Revision 2.2
164
)LJXUH????????,?2?:LQGRZ?+HLJKW
Revision 2.2
165
)LJXUH????????$GDSWHU?,QVWDOODWLRQ?:LWK?/DUJH?,?2?&RQQHFWRU
Revision 2.2
166
)LJXUH????????0&?%UDFNHW?%UDFH
Revision 2.2
167
)LJXUH????????0&?%UDFNHW
Revision 2.2
168
)LJXUH????????0&?%UDFNHW?’HWDLOV
5.2.1. Connector Physical Description
7KH?FRQQHFWRUV?WKDW?VXSSRUW?3&,?H[SDQVLRQ?FDUGV?DUH?GHULYHG?IURP?WKRVH?RQ?WKH?0&?EXV?
7KH?0&?FRQQHFWRUV?DUH?ZHOO?GHILQHG?DQG?KDYH?SURYHQ?YDOXH?DQG?UHOLDELOLW\???7KHUH?DUH
IRXU?FRQQHFWRUV?WKDW?FDQ?EH?XVHG?GHSHQGLQJ?RQ?WKH?3&,?LPSOHPHQWDWLRQ???7KH?GLIIHUHQFHV
EHWZHHQ?FRQQHFWRUV?DUH????ELW?DQG????ELW??DQG?WKH??9?DQG????9?VLJQDOLQJ?HQYLURQPHQWV?
$?NH\?GLIIHUHQWLDWHV?WKH?VLJQDOLQJ?HQYLURQPHQW?YROWDJHV???7KH?VDPH?SK\VLFDO?FRQQHFWRU?LV
XVHG?IRU?WKH????ELW?VLJQDOLQJ?HQYLURQPHQWV???,Q?RQH?RULHQWDWLRQ??WKH?NH\?DFFHSWV??9
ERDUGV???5RWDWHG?????GHJUHHV??WKH?FRQQHFWRU?DFFHSWV????9?VLJQDOLQJ?ERDUGV???7KH?SLQ
QXPEHULQJ?RI?WKH?FRQQHFWRU?FKDQJHV?IRU?WKH?GLIIHUHQW?VLJQDOLQJ?HQYLURQPHQWV?WR?PDLQWDLQ
WKH?VDPH?UHODWLYH?SRVLWLRQ?RI?VLJQDOV?RQ?WKH?FRQQHFWRU??VHH?)LJXUHV???????????????????DQG
?????IRU?ERDUG?OD\RXW?GHWDLOV??
,Q?WKH?FRQQHFWRU?GUDZLQJV??WKH?UHFRPPHQGHG?ERDUG?OD\RXW?GHWDLOV?DUH?JLYHQ?DV?QRPLQDO
GLPHQVLRQV???/D\RXW?GHWDLO?WROHUDQFLQJ?VKRXOG?EH?FRQVLVWHQW?ZLWK?WKH?FRQQHFWRU?VXSSOLHU?V
UHFRPPHQGDWLRQV?DQG?JRRG?HQJLQHHULQJ?SUDFWLFH?
Revision 2.2
169
6HH?)LJXUHV??????WKURXJK??????IRU?FRQQHFWRU?GLPHQVLRQV?DQG?OD\RXW?UHFRPPHQGDWLRQV?
6HH?)LJXUHV??????WKURXJK??????IRU?FDUG?HGJH?FRQQHFWRU?GLPHQVLRQV?DQG?WROHUDQFHV?
7ROHUDQFHV?IRU?FDUGV?DUH?JLYHQ?VR?WKDW?LQWHUFKDQJHDEOH?FDUGV?FDQ?EH?PDQXIDFWXUHG?
)LJXUH???????????ELW?&RQQHFWRU
)LJXUH?????????9????ELW?&RQQHFWRU?/D\RXW?5HFRPPHQGDWLRQ
Revision 2.2
170
)LJXUH???????????9????ELW?&RQQHFWRU?/D\RXW?5HFRPPHQGDWLRQ
)LJXUH?????????9????ELW?&RQQHFWRU
)LJXUH?????????9????ELW?&RQQHFWRU?/D\RXW?5HFRPPHQGDWLRQ
Revision 2.2
171
)LJXUH???????????9????ELW?&RQQHFWRU
)LJXUH???????????9????ELW?&RQQHFWRU?/D\RXW?5HFRPPHQGDWLRQ
Revision 2.2
172
)LJXUH?????????9????ELW?&DUG?(GJH?&RQQHFWRU?’LPHQVLRQV?DQG?7ROHUDQFHV
)LJXUH?????????9????ELW?&DUG?(GJH?&RQQHFWRU?’LPHQVLRQV?DQG?7ROHUDQFHV
Revision 2.2
173
)LJXUH???????????9????ELW?&DUG?(GJH?&RQQHFWRU?’LPHQVLRQV?DQG?7ROHUDQFHV
)LJXUH???????????9????ELW?&DUG?(GJH?&RQQHFWRU?’LPHQVLRQV?DQG?7ROHUDQFHV
Revision 2.2
174
)LJXUH????????8QLYHUVDO????ELW?&DUG?(GJH?&RQQHFWRU?’LPHQVLRQV?DQG?7ROHUDQFHV
Revision 2.2
175
)LJXUH????????8QLYHUVDO????ELW?&DUG?(GJH?&RQQHFWRU?’LPHQVLRQV?DQG?7ROHUDQFHV
Revision 2.2
176
)LJXUH????????3&,?&DUG?(GJH?&RQQHFWRU?&RQWDFWV
5.2.1.1. Connector Physical Requirements
7DEOH???????&RQQHFWRU?3K\VLFDO?5HTXLUHPHQWV
Part Materials
Connector Housing High-temperature thermoplastic, UL flammability rating
94V-0, color: white.
Contacts Phosphor bronze.
Contact Finish 0.000030 inch minimum gold over 0.000050 inch
minimum nickel in the contact area. Alternate finish:
gold flash over 0.000040 inch (1 micron) minimum
palladium or palladium-nickel over nickel in the contact
area.
Revision 2.2
177
5.2.1.2. Connector Performance Specification
7DEOH???????&RQQHFWRU?0HFKDQLFDO?3HUIRUPDQFH?5HTXLUHPHQWV
Parameter Specification
Durability 100 mating cycles without physical damage or
exceeding low level contact resistance requirement
when mated with the recommended card edge.
Mating Force 6 oz. (1.7N) max. avg. per opposing contact pair using
MIL-STD-1344, Method 2013.1 and gauge per
MIL-C-21097 with profile as shown in add-in board
specification.
Contact Normal Force 75 grams minimum.
7DEOH???????&RQQHFWRU?(OHFWULFDO?3HUIRUPDQFH?5HTXLUHPHQWV
Parameter Specification
Contact Resistance (low signal level) 30 mΩ max. initial, 10 mΩ max.
increase through testing. Contact resistance, test per
MIL-STD-1344, Method 3002.1.
Insulation Resistance 1000 MΩ min. per MIL STD 202, Method 302,
Condition B.
Dielectric Withstand
Voltage
500 VAC RMS. per MIL-STD-1344, Method D3001.1
Condition 1.
Capacitance 2 pF max. @ 1 MHz.
Current Rating 1A, 30 °C rise above ambient.
Voltage Rating 125V.
Certification UL Recognition and CSA Certification required.
7DEOH????????&RQQHFWRU?(QYLURQPHQWDO?3HUIRUPDQFH?5HTXLUHPHQWV
Parameter Specification
Operating Temperature -40 °C to 105 °C
Thermal Shock -55 °C to 85 °C, 5 cycles per MIL-STD-1344, Method
1003.1.
Flowing Mixed Gas Test Battelle, Class II. Connector mated with board and
tested per Battelle method.
Revision 2.2
178
5.2.2. Planar Implementation
7ZR?W\SHV?RI?SODQDU?LPSOHPHQWDWLRQV?DUH?VXSSRUWHG?E\?WKH?3&,?H[SDQVLRQ?FDUG?GHVLJQ?
H[SDQVLRQ?FRQQHFWRUV?PRXQWHG?RQ?WKH?SODQDU?DQG?H[SDQVLRQ?FRQQHFWRUV?PRXQWHG?RQ?D
ULVHU?FDUG?
6HH?)LJXUHV?????????????DQG??????IRU?SODQDU?GHWDLOV?IRU?,6$??(,6$??DQG?0&?FDUGV?
UHVSHFWLYHO\???7KH?SODQDU?GUDZLQJV?VKRZ?WKH?UHODWLYH?ORFDWLRQV?RI?WKH?3&,??9?DQG????9
FRQQHFWRU?GDWXPV?WR?WKH?,6$??(,6$??DQG?0&?FRQQHFWRU?GDWXPV???%RWK??9?DQG????9
FRQQHFWRUV?DUH?VKRZQ?RQ?WKH?SODQDU?WR?FRQFLVHO\?FRQYH\?WKH?GLPHQVLRQDO?LQIRUPDWLRQ?
1RUPDOO\??D?JLYHQ?V\VWHP?ZRXOG?LQFRUSRUDWH?HLWKHU?WKH??9?RU?WKH????9?3&,?FRQQHFWRU??EXW
QRW?ERWK???6WDQGDUG?FDUG?VSDFLQJ?RI?????LQFKHV?IRU?,6$?(,6$?DQG??????LQFKHV?IRU?0&
DOORZV?IRU?RQO\?RQH?VKDUHG?VORW?SHU?V\VWHP???,I?PRUH?3&,?H[SDQVLRQ?VORWV?DUH?UHTXLUHG
ZKLOH?XVLQJ?H[LVWLQJ?FDUG?VSDFLQJ??DGGLWLRQDO?VORWV?PXVW?EH?GHGLFDWHG?WR?3&,???9LHZLQJ
WKH?SODQDU?IURP?WKH?EDFN?RI?WKH?V\VWHP??WKH?VKDUHG?VORW?LV?ORFDWHG?VXFK?WKDW?GHGLFDWHG?,6$?
(,6$??RU?0&?VORWV?DUH?ORFDWHG?WR?WKH?ULJKW?DQG?GHGLFDWHG?3&,?VORWV?DUH?ORFDWHG?WR?WKH?OHIW?
6HH?)LJXUHV?????????????????????????????????????DQG??????IRU?ULVHU?FDUG?GHWDLOV?
Revision 2.2
179
)LJXUH????????3&,?&RQQHFWRU?/RFDWLRQ?RQ?3ODQDU?5HODWLYH?WR?’DWXP?RQ?WKH?,6$?&RQQHFWRU
)LJXUH????????3&,?&RQQHFWRU?/RFDWLRQ?RQ?3ODQDU?5HODWLYH?WR?’DWXP?RQ?WKH?(,6$?&RQQHFWRU
Revision 2.2
180
)LJXUH????????3&,?&RQQHFWRU?/RFDWLRQ?RQ?3ODQDU?5HODWLYH?WR?’DWXP?RQ?WKH?0&?&RQQHFWRU
Revision 2.2
181
)LJXUH???????????ELW?3&,?5LVHU?&RQQHFWRU ??? ? ??
38 It is highly recommended that LPX system chassis designers utilize the PCI riser connector when
implementing riser cards on LPX systems and using adapter cards slots on 0.800” spacing.
39 It is highly recommended that LPX system chassis designers utilize the taller riser style of ISA and EISA
connectors when combining PCI and ISA/EISA.
Revision 2.2
182
)LJXUH???????????ELW??9?3&,?5LVHU?&RQQHFWRU?)RRWSULQW
Revision 2.2
183
)LJXUH???????????ELW????9?3&,?5LVHU?&RQQHFWRU?)RRWSULQW
Revision 2.2
184
)LJXUH???????????ELW??9?3&,?5LVHU?&RQQHFWRU ??????
Revision 2.2
185
)LJXUH???????????ELW??9?3&,?5LVHU?&RQQHFWRU?)RRWSULQW
Revision 2.2
186
)LJXUH???????????ELW????9?3&,?5LVHU?&RQQHFWRU ??????
Revision 2.2
187
)LJXUH???????????ELW????9?3&,?5LVHU?&RQQHFWRU?)RRWSULQW
Revision 2.2
188
Revision 2.2
189
Chapter 6
Configuration Space
7KLV?FKDSWHU?GHILQHV?WKH?SURJUDPPLQJ?PRGHO?DQG?XVDJH?UXOHV?IRU?WKH?FRQILJXUDWLRQ
UHJLVWHU?VSDFH?LQ?3&,?FRPSOLDQW?GHYLFHV???7KLV?FKDSWHU?LV?OLPLWHG?WR?WKH?GHILQLWLRQ?RI?3&,
FRPSOLDQW?FRPSRQHQWV?IRU?D?ZLGH?YDULHW\?RI?V\VWHP?W\SHV???6\VWHP?GHSHQGHQW?LVVXHV?IRU
VSHFLILF?SODWIRUPV??VXFK?DV?PDSSLQJ?YDULRXV?3&,?DGGUHVV?VSDFHV?LQWR?KRVW?&38?DGGUHVV
VSDFHV??DFFHVV?RUGHULQJ?UXOHV??UHTXLUHPHQWV?IRU?KRVW?WR?3&,?EXV?EULGJHV??HWF???DUH?QRW
GHVFULEHG?LQ?WKLV?FKDSWHU?
7KH?LQWHQW?RI?WKH?3&,?&RQILJXUDWLRQ?6SDFH?GHILQLWLRQ?LV?WR?SURYLGH?DQ?DSSURSULDWH?VHW?RI
FRQILJXUDWLRQ??KRRNV??ZKLFK?VDWLVILHV?WKH?QHHGV?RI?FXUUHQW?DQG?DQWLFLSDWHG?V\VWHP
FRQILJXUDWLRQ?PHFKDQLVPV??ZLWKRXW?VSHFLI\LQJ?WKRVH?PHFKDQLVPV?RU?RWKHUZLVH?SODFLQJ
FRQVWUDLQWV?RQ?WKHLU?XVH???7KH?FULWHULD?IRU?WKHVH?FRQILJXUDWLRQ??KRRNV??DUH?
• 6XIILFLHQW?VXSSRUW?WR?DOORZ?IXWXUH?FRQILJXUDWLRQ?PHFKDQLVPV?WR?SURYLGH?
• )XOO?GHYLFH?UHORFDWLRQ??LQFOXGLQJ?LQWHUUXSW?ELQGLQJ
• ,QVWDOODWLRQ??FRQILJXUDWLRQ??DQG?ERRWLQJ?ZLWKRXW?XVHU?LQWHUYHQWLRQ
• 6\VWHP?DGGUHVV?PDS?FRQVWUXFWLRQ?E\?GHYLFH?LQGHSHQGHQW?VRIWZDUH
• (IIHFWLYH?VXSSRUW?RI?H[LVWLQJ?FRQILJXUDWLRQ?PHFKDQLVPV??H?J???(,6$?&RQILJXUDWLRQ
8WLOLW\?
• 0LQLPL]H?WKH?VLOLFRQ?EXUGHQ?FUHDWHG?E\?UHTXLUHG?IXQFWLRQV
• /HYHUDJH?FRPPRQDOLW\?ZLWK?D?WHPSODWH?DSSURDFK?WR?FRPPRQ?IXQFWLRQV??ZLWKRXW
SUHFOXGLQJ?GHYLFHV?ZLWK?XQLTXH?UHTXLUHPHQWV
$OO?3&,?GHYLFHV??H[FHSW?KRVW?EXV?EULGJHV??PXVW?LPSOHPHQW?&RQILJXUDWLRQ?6SDFH?
0XOWLIXQFWLRQ?GHYLFHV?PXVW?SURYLGH?D?&RQILJXUDWLRQ?6SDFH?IRU?HDFK?IXQFWLRQ
LPSOHPHQWHG??UHIHU?WR?6HFWLRQ?????????
Revision 2.2
190
6.1. Configuration Space Organization
7KLV?VHFWLRQ?GHILQHV?WKH?RUJDQL]DWLRQ?RI?&RQILJXUDWLRQ?6SDFH?UHJLVWHUV?DQG?LPSRVHV?D
VSHFLILF?UHFRUG?VWUXFWXUH?RU?WHPSODWH?RQ?WKH?????E\WH?VSDFH??7KLV?VSDFH?LV?GLYLGHG?LQWR?D
SUHGHILQHG?KHDGHU?UHJLRQ?DQG?D?GHYLFH?GHSHQGHQW?UHJLRQ? ?? ??’HYLFHV?LPSOHPHQW?RQO\?WKH
QHFHVVDU\?DQG?UHOHYDQW?UHJLVWHUV?LQ?HDFK?UHJLRQ???$?GHYLFH?V?&RQILJXUDWLRQ?6SDFH?PXVW?EH
DFFHVVLEOH?DW?DOO?WLPHV??QRW?MXVW?GXULQJ?V\VWHP?ERRW?
7KH?SUHGHILQHG?KHDGHU?UHJLRQ?FRQVLVWV?RI?ILHOGV?WKDW?XQLTXHO\?LGHQWLI\?WKH?GHYLFH?DQG
DOORZ?WKH?GHYLFH?WR?EH?JHQHULFDOO\?FRQWUROOHG???7KH?SUHGHILQHG?KHDGHU?SRUWLRQ?RI?WKH
&RQILJXUDWLRQ?6SDFH?LV?GLYLGHG?LQWR?WZR?SDUWV???7KH?ILUVW????E\WHV?DUH?GHILQHG?WKH?VDPH
IRU?DOO?W\SHV?RI?GHYLFHV???7KH?UHPDLQLQJ?E\WHV?FDQ?KDYH?GLIIHUHQW?OD\RXWV?GHSHQGLQJ?RQ?WKH
EDVH?IXQFWLRQ?WKDW?WKH?GHYLFH?VXSSRUWV???7KH?+HDGHU?7\SH?ILHOG??ORFDWHG?DW?RIIVHW??(K?
GHILQHV?ZKDW?OD\RXW?LV?SURYLGHG???&XUUHQWO\?WKUHH?+HDGHU?7\SHV?DUH?GHILQHG????K?ZKLFK
KDV?WKH?OD\RXW?VKRZQ?LQ?)LJXUH????????K?ZKLFK?LV?GHILQHG?IRU?3&,?WR?3&,?EULGJHV?DQG?LV
GRFXPHQWHG?LQ?WKH?3&,?WR?3&,?%ULGJH?$UFKLWHFWXUH?6SHFLILFDWLRQ??DQG???K?ZKLFK?LV
GHILQHG?IRU?&DUG%XV?EULGJHV?DQG?LV?GRFXPHQWHG?LQ?WKH?3&?&DUG?6WDQGDUG ?? ?
6\VWHP?VRIWZDUH?PD\?QHHG?WR?VFDQ?WKH?3&,?EXV?WR?GHWHUPLQH?ZKDW?GHYLFHV?DUH?DFWXDOO\
SUHVHQW???7R?GR?WKLV??WKH?FRQILJXUDWLRQ?VRIWZDUH?PXVW?UHDG?WKH?9HQGRU?,’?LQ?HDFK?SRVVLEOH
3&,??VORW????7KH?KRVW?EXV?WR?3&,?EULGJH?PXVW?XQDPELJXRXVO\?UHSRUW?DWWHPSWV?WR?UHDG?WKH
9HQGRU?,’?RI?QRQ?H[LVWHQW?GHYLFHV???6LQFH??))))K?LV?DQ?LQYDOLG?9HQGRU?,’??LW?LV?DGHTXDWH
IRU?WKH?KRVW?EXV?WR?3&,?EULGJH?WR?UHWXUQ?D?YDOXH?RI?DOO???V?RQ?UHDG?DFFHVVHV?WR
&RQILJXUDWLRQ?6SDFH?UHJLVWHUV?RI?QRQ?H[LVWHQW?GHYLFHV????1RWH?WKDW?WKHVH?DFFHVVHV?ZLOO?EH
WHUPLQDWHG?ZLWK?D?0DVWHU?$ERUW??
$OO?3&,?GHYLFHV?PXVW?WUHDW?&RQILJXUDWLRQ?6SDFH?ZULWH?RSHUDWLRQV?WR?UHVHUYHG?UHJLVWHUV?DV
QR?RSV??WKDW?LV??WKH?DFFHVV?PXVW?EH?FRPSOHWHG?QRUPDOO\?RQ?WKH?EXV?DQG?WKH?GDWD?GLVFDUGHG?
5HDG?DFFHVVHV?WR?UHVHUYHG?RU?XQLPSOHPHQWHG?UHJLVWHUV?PXVW?EH?FRPSOHWHG?QRUPDOO\?DQG?D
GDWD?YDOXH?RI???UHWXUQHG?
)LJXUH?????GHSLFWV?WKH?OD\RXW?RI?D?7\SH???K?SUHGHILQHG?KHDGHU?SRUWLRQ?RI?WKH?????E\WH
&RQILJXUDWLRQ?6SDFH???’HYLFHV?PXVW?SODFH?DQ\?QHFHVVDU\?GHYLFH?VSHFLILF?UHJLVWHUV?DIWHU
WKH?SUHGHILQHG?KHDGHU?LQ?&RQILJXUDWLRQ?6SDFH???$OO?PXOWL?E\WH?QXPHULF?ILHOGV?IROORZ
OLWWOH?HQGLDQ?RUGHULQJ??WKDW?LV??ORZHU?DGGUHVVHV?FRQWDLQ?WKH?OHDVW?VLJQLILFDQW?SDUWV?RI?WKH
ILHOG???6RIWZDUH?PXVW?WDNH?FDUH?WR?GHDO?FRUUHFWO\?ZLWK?ELW?HQFRGHG?ILHOGV?WKDW?KDYH?VRPH
ELWV?UHVHUYHG?IRU?IXWXUH?XVH???2Q?UHDGV??VRIWZDUH?PXVW?XVH?DSSURSULDWH?PDVNV?WR?H[WUDFW
WKH?GHILQHG?ELWV??DQG?PD\?QRW?UHO\?RQ?UHVHUYHG?ELWV?EHLQJ?DQ\?SDUWLFXODU?YDOXH???2Q?ZULWHV?
VRIWZDUH?PXVW?HQVXUH?WKDW?WKH?YDOXHV?RI?UHVHUYHG?ELW?SRVLWLRQV?DUH?SUHVHUYHG??WKDW?LV??WKH
YDOXHV?RI?UHVHUYHG?ELW?SRVLWLRQV?PXVW?ILUVW?EH?UHDG??PHUJHG?ZLWK?WKH?QHZ?YDOXHV?IRU?RWKHU
ELW?SRVLWLRQV?DQG?WKH?GDWD?WKHQ?ZULWWHQ?EDFN???6HFWLRQ??????GHVFULEHV?WKH?UHJLVWHUV?LQ?WKH
7\SH???K?SUHGHILQHG?KHDGHU?SRUWLRQ?RI?WKH?&RQILJXUDWLRQ?6SDFH?
40 The device dependent region contains device specific information and is not described in this document.
41 The PC Card Standard is available from PCMCIA and contact information can be found at
http://www.pc-card.com
Revision 2.2
191
)LJXUH???????7\SH???K?&RQILJXUDWLRQ?6SDFH?+HDGHU
$OO?3&,?FRPSOLDQW?GHYLFHV?PXVW?VXSSRUW?WKH?9HQGRU?,’??’HYLFH?,’??&RPPDQG??6WDWXV?
5HYLVLRQ?,’??&ODVV?&RGH??DQG?+HDGHU?7\SH?ILHOGV?LQ?WKH?KHDGHU???5HIHU?WR?6HFWLRQ???????
IRU?WKH?UHTXLUHPHQWV?IRU?6XEV\VWHP?,’?DQG?6XEV\VWHP?9HQGRU?,’???,PSOHPHQWDWLRQ?RI?WKH
RWKHU?UHJLVWHUV?LQ?D?7\SH???K?SUHGHILQHG?KHDGHU?LV?RSWLRQDO??L?H???WKH\?FDQ?EH?WUHDWHG?DV
UHVHUYHG?UHJLVWHUV??GHSHQGLQJ?RQ?GHYLFH?IXQFWLRQDOLW\???,I?D?GHYLFH?VXSSRUWV?WKH?IXQFWLRQ
WKDW?WKH?UHJLVWHU?LV?FRQFHUQHG?ZLWK??WKH?GHYLFH?PXVW?LPSOHPHQW?LW?LQ?WKH?GHILQHG?ORFDWLRQ
DQG?ZLWK?WKH?GHILQHG?IXQFWLRQDOLW\?
Revision 2.2
192
6.2. Configuration Space Functions
3&,?KDV?WKH?SRWHQWLDO?IRU?JUHDWO\?LQFUHDVLQJ?WKH?HDVH?ZLWK?ZKLFK?V\VWHPV?PD\?EH
FRQILJXUHG???7R?UHDOL]H?WKLV?SRWHQWLDO??DOO?3&,?GHYLFHV?PXVW?SURYLGH?FHUWDLQ?IXQFWLRQV?WKDW
V\VWHP?FRQILJXUDWLRQ?VRIWZDUH?FDQ?XWLOL]H???7KLV?VHFWLRQ?DOVR?OLVWV?WKH?IXQFWLRQV?WKDW?QHHG
WR?EH?VXSSRUWHG?E\?3&,?GHYLFHV?YLD?UHJLVWHUV?GHILQHG?LQ?WKH?SUHGHILQHG?KHDGHU?SRUWLRQ?RI
WKH?&RQILJXUDWLRQ?6SDFH???7KH?H[DFW?IRUPDW?RI?WKHVH?UHJLVWHUV??L?H???QXPEHU?RI?ELWV
LPSOHPHQWHG??LV?GHYLFH?VSHFLILF???+RZHYHU??VRPH?JHQHUDO?UXOHV?PXVW?EH?IROORZHG???$OO
UHJLVWHUV?PXVW?EH?FDSDEOH?RI?EHLQJ?UHDG??DQG?WKH?GDWD?UHWXUQHG?PXVW?LQGLFDWH?WKH?YDOXH?WKDW
WKH?GHYLFH?LV?DFWXDOO\?XVLQJ?
&RQILJXUDWLRQ?6SDFH?LV?LQWHQGHG?IRU?FRQILJXUDWLRQ??LQLWLDOL]DWLRQ??DQG?FDWDVWURSKLF?HUURU
KDQGOLQJ?IXQFWLRQV???,WV?XVH?VKRXOG?EH?UHVWULFWHG?WR?LQLWLDOL]DWLRQ?VRIWZDUH?DQG?HUURU
KDQGOLQJ?VRIWZDUH???$OO?RSHUDWLRQDO?VRIWZDUH?PXVW?FRQWLQXH?WR?XVH?,?2?DQG?RU?0HPRU\
6SDFH?DFFHVVHV?WR?PDQLSXODWH?GHYLFH?UHJLVWHUV?
6.2.1. Device Identification
)LYH?ILHOGV?LQ?WKH?SUHGHILQHG?KHDGHU?GHDO?ZLWK?GHYLFH?LGHQWLILFDWLRQ???$OO?3&,?GHYLFHV?DUH
UHTXLUHG?WR?LPSOHPHQW?WKHVH?ILHOGV???*HQHULF?FRQILJXUDWLRQ?VRIWZDUH?ZLOO?EH?DEOH?WR?HDVLO\
GHWHUPLQH?ZKDW?GHYLFHV?DUH?DYDLODEOH?RQ?WKH?V\VWHP?V?3&,?EXV?HV????$OO?RI?WKHVH?UHJLVWHUV
DUH?UHDG?RQO\?
Vendor ID This field identifies the manufacturer of the device. Valid
vendor identifiers are allocated by the PCI SIG to ensure
uniqueness. 0FFFFh is an invalid value for Vendor ID.
Device ID This field identifies the particular device. This identifier is
allocated by the vendor.
Revision ID This register specifies a device specific revision identifier.
The value is chosen by the vendor. Zero is an acceptable
value. This field should be viewed as a vendor defined
extension to the Device ID.
Header Type This byte identifies the layout of the second part of the
predefined header (beginning at byte 10h in Configuration
Space) and also whether or not the device contains multiple
functions. Bit 7 in this register is used to identify a multi-
function device. If the bit is 0, then the device is single
function. If the bit is 1, then the device has multiple
functions. Bits 6 through 0 identify the layout of the second
part of the predefined header. The encoding 00h specifies the
layout shown in Figure 6-1. The encoding 01h is defined for
PCI-to-PCI bridges and is defined in the document PCI to
PCI Bridge Architecture Specification. The encoding 02h is
defined for a CardBus bridge and is documented in the PC
Card Standard. All other encodings are reserved.
Revision 2.2
193
Class Code The Class Code register is read-only and is used to identify
the generic function of the device and, in some cases, a
specific register-level programming interface. The register is
broken into three byte-size fields. The upper byte (at offset
0Bh) is a base class code which broadly classifies the type of
function the device performs. The middle byte (at offset 0Ah)
is a sub-class code which identifies more specifically the
function of the device. The lower byte (at offset 09h)
identifies a specific register-level programming interface (if
any) so that device independent software can interact with the
device. Encodings for base class, sub-class, and programming
interface are provided in Appendix D. All unspecified
encodings are reserved.
6.2.2. Device Control
7KH?&RPPDQG?UHJLVWHU?SURYLGHV?FRDUVH?FRQWURO?RYHU?D?GHYLFH?V?DELOLW\?WR?JHQHUDWH?DQG
UHVSRQG?WR?3&,?F\FOHV???:KHQ?D???LV?ZULWWHQ?WR?WKLV?UHJLVWHU??WKH?GHYLFH?LV?ORJLFDOO\
GLVFRQQHFWHG?IURP?WKH?3&,?EXV?IRU?DOO?DFFHVVHV?H[FHSW?FRQILJXUDWLRQ?DFFHVVHV???$OO
GHYLFHV?DUH?UHTXLUHG?WR?VXSSRUW?WKLV?EDVH?OHYHO?RI?IXQFWLRQDOLW\???,QGLYLGXDO?ELWV?LQ?WKH
&RPPDQG?UHJLVWHU?PD\?RU?PD\?QRW?EH?LPSOHPHQWHG?GHSHQGLQJ?RQ?D?GHYLFH¶V
IXQFWLRQDOLW\???)RU?LQVWDQFH??GHYLFHV?WKDW?GR?QRW?LPSOHPHQW?DQ?,?2?6SDFH?ZLOO?QRW
LPSOHPHQW?D?ZULWDEOH?HOHPHQW?DW?ELW?ORFDWLRQ???RI?WKH?&RPPDQG?UHJLVWHU???’HYLFHV
W\SLFDOO\?SRZHU?XS?ZLWK?DOO???V?LQ?WKLV?UHJLVWHU??EXW?6HFWLRQ??????H[SODLQV?VRPH?H[FHSWLRQV?
)LJXUH?????VKRZV?WKH?OD\RXW?RI?WKH?UHJLVWHU?DQG?7DEOH?????H[SODLQV?WKH?PHDQLQJV?RI?WKH
GLIIHUHQW?ELWV?LQ?WKH?&RPPDQG?UHJLVWHU?
0 1 2 3 4
Reserved
5 15 6 7 8
,2?6SDFH
9 10
)DVW?%DFN?WR?%DFN?(QDEOH
6(55??(QDEOH
6WHSSLQJ?&RQWURO
3DULW\??(UURU?5HVSRQVH
9*$?3DOHWWH?6QRRS
0HPRU\?:ULWH?DQG?,QYDOLGDWH?(QDEOH
6SHFLDO?&\FOHV
%XV?0DVWHU
0HPRU\?6SDFH
)LJXUH???????&RPPDQG?5HJLVWHU?/D\RXW
Revision 2.2
194
7DEOH???????&RPPDQG?5HJLVWHU?%LWV
Bit Location Description
0 Controls a device’s response to I/O Space accesses. A value of 0
disables the device response. A value of 1 allows the device to
respond to I/O Space accesses. State after RST# is 0.
1 Controls a device’s response to Memory Space accesses. A value of
0 disables the device response. A value of 1 allows the device to
respond to Memory Space accesses. State after RST# is 0.
2 Controls a device’s ability to act as a master on the PCI bus. A value
of 0 disables the device from generating PCI accesses. A value of 1
allows the device to behave as a bus master. State after RST# is 0.
3 Controls a device’s action on Special Cycle operations. A value of 0
causes the device to ignore all Special Cycle operations. A value of 1
allows the device to monitor Special Cycle operations. State after
RST# is 0.
4 This is an enable bit for using the Memory Write and Invalidate
command. When this bit is 1, masters may generate the command.
When it is 0, Memory Write must be used instead. State after RST# is
0. This bit must be implemented by master devices that can generate
the Memory Write and Invalidate command.
5 This bit controls how VGA compatible and graphics devices handle
accesses to VGA palette registers. When this bit is 1, palette
snooping is enabled (i.e., the device does not respond to palette
register writes and snoops the data). When the bit is 0, the device
should treat palette write accesses like all other accesses. VGA
compatible devices should implement this bit. Refer to Section 3.10.
for more details on VGA palette snooping.
Revision 2.2
195
7DEOH???????&RPPDQG?5HJLVWHU?%LWV??FRQWLQXHG?
Bit Location Description
6 This bit controls the device’s response to parity errors. When the bit is
set, the device must take its normal action when a parity error is
detected. When the bit is 0, the device sets its Detected Parity Error
status bit (bit 15 in the Status register) when an error is detected, but
does not assert PERR# and continues normal operation. This bit’s
state after RST# is 0. Devices that check parity must implement this
bit. Devices are still required to generate parity even if parity checking
is disabled.
7 This bit is used to control whether or not a device does address/data
stepping. Devices that never do stepping must hardwire this bit to 0.
Devices that always do stepping must hardwire this bit to 1. Devices
that can do either, must make this bit read/write and have it initialize to
1 after RST#.
8 This bit is an enable bit for the SERR# driver. A value of 0 disables
the SERR# driver. A value of 1 enables the SERR# driver. This bit’s
state after RST# is 0. All devices that have an SERR# pin must
implement this bit. Address parity errors are reported only if this bit
and bit 6 are 1.
9 This optional read/write bit controls whether or not a master can do
fast back-to-back transactions to different devices. Initialization
software will set the bit if all targets are fast back-to-back capable. A
value of 1 means the master is allowed to generate fast back-to-back
transactions to different agents as described in Section 3.4.2. A value
of 0 means fast back-to-back transactions are only allowed to the
same agent. This bit’s state after RST# is 0.
10-15 Reserved.
Revision 2.2
196
6.2.3. Device Status
7KH?6WDWXV?UHJLVWHU?LV?XVHG?WR?UHFRUG?VWDWXV?LQIRUPDWLRQ?IRU?3&,?EXV?UHODWHG?HYHQWV???7KH
GHILQLWLRQ?RI?HDFK?RI?WKH?ELWV?LV?JLYHQ?LQ?7DEOH?????DQG?WKH?OD\RXW?RI?WKH?UHJLVWHU?LV?VKRZQ
LQ?)LJXUH???????’HYLFHV?PD\?QRW?QHHG?WR?LPSOHPHQW?DOO?ELWV??GHSHQGLQJ?RQ?GHYLFH
IXQFWLRQDOLW\???)RU?LQVWDQFH??D?GHYLFH?WKDW?DFWV?DV?D?WDUJHW??EXW?ZLOO?QHYHU?VLJQDO?7DUJHW?
$ERUW??ZRXOG?QRW?LPSOHPHQW?ELW??????5HVHUYHG?ELWV?VKRXOG?EH?UHDG?RQO\?DQG?UHWXUQ?]HUR
ZKHQ?UHDG?
5HDGV?WR?WKLV?UHJLVWHU?EHKDYH?QRUPDOO\???:ULWHV?DUH?VOLJKWO\?GLIIHUHQW?LQ?WKDW?ELWV?FDQ?EH
UHVHW??EXW?QRW?VHW???$?RQH?ELW?LV?UHVHW?ZKHQHYHU?WKH?UHJLVWHU?LV?ZULWWHQ??DQG?WKH?ZULWH?GDWD?LQ
WKH?FRUUHVSRQGLQJ?ELW?ORFDWLRQ?LV?D?????)RU?LQVWDQFH??WR?FOHDU?ELW????DQG?QRW?DIIHFW?DQ\
RWKHU?ELWV??ZULWH?WKH?YDOXH?????B????B????B????E?WR?WKH?UHJLVWHU?
)LJXUH???????6WDWXV?5HJLVWHU?/D\RXW
5HVHUYHG
15 14 13 12 0 11 10 9 8 7 6
Fast Back-to-Back Capable
Master Data Parity Error
DEVSEL timing
00 - fast
01 - medium
10 - slow
Signaled Target Abort
Received Target Abort
Received Master Abort
Signaled System Error
Detected Parity Error
Reserved
5
66 MHz Capable
Capabilities List
4
Revision 2.2
197
7DEOH???????6WDWXV?5HJLVWHU?%LWV
Bit Location Description
0-3 Reserved.
4 This optional read-only bit indicates whether or not this device
implements the pointer for a New Capabilities linked list at offset 34h.
A value of zero indicates that no New Capabilities linked list is
available. A value of one indicates that the value read at offset 34h is a
pointer in Configuration Space to a linked list of new capabilities. Refer
to Section 6.7. for details on New Capabilities.
5 This optional read-only bit indicates whether or not this device is
capable of running at 66 MHz as defined in Chapter 7. A value of zero
indicates 33 MHz. A value of 1 indicates that the device is 66 MHz
capable.
6 This bit is reserved 42 .
7 This optional read-only bit indicates whether or not the target is
capable of accepting fast back-to-back transactions when the
transactions are not to the same agent. This bit can be set to 1 if the
device can accept these transactions and must be set to 0 otherwise.
Refer to Section 3.4.2. for a complete description of requirements for
setting this bit.
8 This bit is only implemented by bus masters. It is set when three
conditions are met: 1) the bus agent asserted PERR# itself (on a read)
or observed PERR# asserted (on a write); 2) the agent setting the bit
acted as the bus master for the operation in which the error occurred;
and 3) the Parity Error Response bit (Command register) is set.
9-10 These bits encode the timing of DEVSEL#. Section 3.6.1. specifies
three allowable timings for assertion of DEVSEL#. These are
encoded as 00b for fast, 01b for medium, and 10b for slow (11b is
reserved). These bits are read-only and must indicate the slowest time
that a device asserts DEVSEL# for any bus command except
Configuration Read and Configuration Write.
42 In Revision 2.1 of this specification, this bit was used to indicate whether or not a device supported User
Definable Features.
Revision 2.2
198
7DEOH???????6WDWXV?5HJLVWHU?%LWV??FRQWLQXHG?
Bit Location Description
11 This bit must be set by a target device whenever it terminates a
transaction with Target-Abort. Devices that will never signal Target-
Abort do not need to implement this bit.
12 This bit must be set by a master device whenever its transaction is
terminated with Target-Abort. All master devices must implement this
bit.
13 This bit must be set by a master device whenever its transaction
(except for Special Cycle) is terminated with Master-Abort. All master
devices must implement this bit.
14 This bit must be set whenever the device asserts SERR#. Devices
who will never assert SERR# do not need to implement this bit.
15 This bit must be set by the device whenever it detects a parity error,
even if parity error handling is disabled (as controlled by bit 6 in the
Command register).
6.2.4. Miscellaneous Registers
7KLV?VHFWLRQ?GHVFULEHV?WKH?UHJLVWHUV?WKDW?DUH?GHYLFH?LQGHSHQGHQW?DQG?RQO\?QHHG?WR?EH
LPSOHPHQWHG?E\?GHYLFHV?WKDW?SURYLGH?WKH?GHVFULEHG?IXQFWLRQ?
&DFKH/LQH?6L]H
7KLV?UHDG?ZULWH?UHJLVWHU?VSHFLILHV?WKH?V\VWHP?FDFKHOLQH?VL]H?LQ?XQLWV?RI?’:25’V???7KLV
UHJLVWHU?PXVW?EH?LPSOHPHQWHG?E\?PDVWHU?GHYLFHV?WKDW?FDQ?JHQHUDWH?WKH?0HPRU\?:ULWH?DQG
,QYDOLGDWH?FRPPDQG??UHIHU?WR?6HFWLRQ???????????7KH?YDOXH?LQ?WKLV?UHJLVWHU?LV?DOVR?XVHG?E\
PDVWHU?GHYLFHV?WR?GHWHUPLQH?ZKHWKHU?WR?XVH?5HDG??5HDG?/LQH??RU?5HDG?0XOWLSOH
FRPPDQGV?IRU?DFFHVVLQJ?PHPRU\??UHIHU?WR?6HFWLRQ?????????
6ODYH?GHYLFHV?WKDW?ZDQW?WR?DOORZ?PHPRU\?EXUVWLQJ?XVLQJ?FDFKHOLQH?ZUDS?DGGUHVVLQJ?PRGH
?UHIHU?WR?6HFWLRQ???????????PXVW?LPSOHPHQW?WKLV?UHJLVWHU?WR?NQRZ?ZKHQ?D?EXUVW?VHTXHQFH
ZUDSV?WR?WKH?EHJLQQLQJ?RI?WKH?FDFKHOLQH?
7KLV?ILHOG?PXVW?EH?LQLWLDOL]HG?WR???DW?RST#?
$?GHYLFH?PD\?OLPLW?WKH?QXPEHU?RI?FDFKHOLQH?VL]HV?WKDW?LW?FDQ?VXSSRUW???)RU?H[DPSOH??LW
PD\?DFFHSW?RQO\?SRZHUV?RI???OHVV?WKDQ???????,I?DQ?XQVXSSRUWHG?YDOXH?LV?ZULWWHQ?WR?WKH
&DFKH/LQH?6L]H?UHJLVWHU??WKH?GHYLFH?VKRXOG?EHKDYH?DV?LI?D?YDOXH?RI???ZDV?ZULWWHQ?
/DWHQF\?7LPHU
7KLV?UHJLVWHU?VSHFLILHV??LQ?XQLWV?RI?3&,?EXV?FORFNV??WKH?YDOXH?RI?WKH?/DWHQF\?7LPHU?IRU?WKLV
3&,?EXV?PDVWHU??UHIHU?WR?6HFWLRQ?????????7KLV?UHJLVWHU?PXVW?EH?LPSOHPHQWHG?DV?ZULWDEOH?E\
DQ\?PDVWHU?WKDW?FDQ?EXUVW?PRUH?WKDQ?WZR?GDWD?SKDVHV???7KLV?UHJLVWHU?PD\?EH?LPSOHPHQWHG
DV?UHDG?RQO\?IRU?GHYLFHV?WKDW?EXUVW?WZR?RU?IHZHU?GDWD?SKDVHV??EXW?WKH?KDUGZLUHG?YDOXH
PXVW?EH?OLPLWHG?WR????RU?OHVV???$?W\SLFDO?LPSOHPHQWDWLRQ?ZRXOG?EH?WR?EXLOG?WKH?ILYH?KLJK?
RUGHU?ELWV??OHDYLQJ?WKH?ERWWRP?WKUHH?DV?UHDG?RQO\???UHVXOWLQJ?LQ?D?WLPHU?JUDQXODULW\?RI?HLJKW
FORFNV???$W?RST#??WKH?UHJLVWHU?PXVW?EH?LQLWLDOL]HG?WR????LI?SURJUDPPDEOH??
Revision 2.2
199
%XLOW?LQ?6HOI?7HVW??%,67?
7KLV?RSWLRQDO?UHJLVWHU?LV?XVHG?IRU?FRQWURO?DQG?VWDWXV?RI?%,67???’HYLFHV?WKDW?GR?QRW?VXSSRUW
%,67?PXVW?DOZD\V?UHWXUQ?D?YDOXH?RI????L?H???WUHDW?LW?DV?D?UHVHUYHG?UHJLVWHU????$?GHYLFH
ZKRVH?%,67?LV?LQYRNHG?PXVW?QRW?SUHYHQW?QRUPDO?RSHUDWLRQ?RI?WKH?3&,?EXV???)LJXUH????
VKRZV?WKH?UHJLVWHU?OD\RXW?DQG?7DEOH?????GHVFULEHV?WKH?ELWV?LQ?WKH?UHJLVWHU?
7 6 5 4 0 1 2 3
Rsvd
Start BIST
BIST capable
)LJXUH???????%,67?5HJLVWHU?/D\RXW
7DEOH???????%,67?5HJLVWHU?%LWV
Bit Location Description
7 Return 1 if device supports BIST. Return 0 if the device is not BIST
capable.
6 Write a 1 to invoke BIST. Device resets the bit when BIST is complete.
Software should fail the device if BIST is not complete after 2 seconds.
5-4 Reserved. Device returns 0.
3-0 A value of 0 means the device has passed its test. Non-zero values
mean the device failed. Device-specific failure codes can be encoded
in the non-zero value.
&DUG%XV?&,6?3RLQWHU
7KLV?RSWLRQDO?UHJLVWHU?LV?XVHG?E\?WKRVH?GHYLFHV?WKDW?ZDQW?WR?VKDUH?VLOLFRQ?EHWZHHQ
&DUG%XV?DQG?3&,???7KH?ILHOG?LV?XVHG?WR?SRLQW?WR?WKH?&DUG?,QIRUPDWLRQ?6WUXFWXUH??&,6??IRU
WKH?&DUG%XV?FDUG?
)RU?D?GHWDLOHG?H[SODQDWLRQ?RI?WKH?&,6??UHIHU?WR?WKH?3&0&,$?Y?????VSHFLILFDWLRQ???7KH
VXEMHFW?LV?FRYHUHG?XQGHU?WKH?KHDGLQJ?&DUG?0HWDIRUPDW?DQG?GHVFULEHV?WKH?W\SHV?RI
LQIRUPDWLRQ?SURYLGHG?DQG?WKH?RUJDQL]DWLRQ?RI?WKLV?LQIRUPDWLRQ?
,QWHUUXSW?/LQH
7KH?,QWHUUXSW?/LQH?UHJLVWHU?LV?DQ?HLJKW?ELW?UHJLVWHU?XVHG?WR?FRPPXQLFDWH?LQWHUUXSW?OLQH
URXWLQJ?LQIRUPDWLRQ???7KH?UHJLVWHU?LV?UHDG?ZULWH?DQG?PXVW?EH?LPSOHPHQWHG?E\?DQ\?GHYLFH
?RU?GHYLFH?IXQFWLRQ??WKDW?XVHV?DQ?LQWHUUXSW?SLQ???3267?VRIWZDUH?ZLOO?ZULWH?WKH?URXWLQJ
LQIRUPDWLRQ?LQWR?WKLV?UHJLVWHU?DV?LW?LQLWLDOL]HV?DQG?FRQILJXUHV?WKH?V\VWHP?
7KH?YDOXH?LQ?WKLV?UHJLVWHU?WHOOV?ZKLFK?LQSXW?RI?WKH?V\VWHP?LQWHUUXSW?FRQWUROOHU?V??WKH
GHYLFH?V?LQWHUUXSW?SLQ?LV?FRQQHFWHG?WR???7KH?GHYLFH?LWVHOI?GRHV?QRW?XVH?WKLV?YDOXH??UDWKHU?LW
LV?XVHG?E\?GHYLFH?GULYHUV?DQG?RSHUDWLQJ?V\VWHPV???’HYLFH?GULYHUV?DQG?RSHUDWLQJ?V\VWHPV
Revision 2.2
200
FDQ?XVH?WKLV?LQIRUPDWLRQ?WR?GHWHUPLQH?SULRULW\?DQG?YHFWRU?LQIRUPDWLRQ???9DOXHV?LQ?WKLV
UHJLVWHU?DUH?V\VWHP?DUFKLWHFWXUH?VSHFLILF? ??
,QWHUUXSW?3LQ
7KH?,QWHUUXSW?3LQ?UHJLVWHU?WHOOV?ZKLFK?LQWHUUXSW?SLQ?WKH?GHYLFH??RU?GHYLFH?IXQFWLRQ??XVHV?
$?YDOXH?RI???FRUUHVSRQGV?WR?INTA#???$?YDOXH?RI???FRUUHVSRQGV?WR?INTB#???$?YDOXH?RI??
FRUUHVSRQGV?WR?INTC#???$?YDOXH?RI???FRUUHVSRQGV?WR?INTD#???’HYLFHV??RU?GHYLFH
IXQFWLRQV??WKDW?GR?QRW?XVH?DQ?LQWHUUXSW?SLQ?PXVW?SXW?D???LQ?WKLV?UHJLVWHU???7KH?YDOXHV???K
WKURXJK?))K?DUH?UHVHUYHG???7KLV?UHJLVWHU?LV?UHDG?RQO\???5HIHU?WR?6HFWLRQ????????IRU?IXUWKHU
GHVFULSWLRQ?RI?WKH?XVDJH?RI?WKH?INTx#?SLQV?
0,1B*17?DQG?0$;B/$7
7KHVH?UHDG?RQO\?E\WH?UHJLVWHUV?DUH?XVHG?WR?VSHFLI\?WKH?GHYLFH¶V?GHVLUHG?VHWWLQJV?IRU
/DWHQF\?7LPHU?YDOXHV???)RU?ERWK?UHJLVWHUV??WKH?YDOXH?VSHFLILHV?D?SHULRG?RI?WLPH?LQ?XQLWV?RI
??PLFURVHFRQG???9DOXHV?RI???LQGLFDWH?WKDW?WKH?GHYLFH?KDV?QR?PDMRU?UHTXLUHPHQWV?IRU?WKH
VHWWLQJV?RI?/DWHQF\?7LPHUV?
0,1B*17?LV?XVHG?IRU?VSHFLI\LQJ?KRZ?ORQJ?D?EXUVW?SHULRG?WKH?GHYLFH?QHHGV?DVVXPLQJ?D
FORFN?UDWH?RI????0+]???0$;B/$7?LV?XVHG?IRU?VSHFLI\LQJ?KRZ?RIWHQ?WKH?GHYLFH?QHHGV?WR
JDLQ?DFFHVV?WR?WKH?3&,?EXV?
’HYLFHV?VKRXOG?VSHFLI\?YDOXHV?WKDW?ZLOO?DOORZ?WKHP?WR?PRVW?HIIHFWLYHO\?XVH?WKH?3&,?EXV?DV
ZHOO?DV?WKHLU?LQWHUQDO?UHVRXUFHV???9DOXHV?VKRXOG?EH?FKRVHQ?DVVXPLQJ?WKDW?WKH?WDUJHW?GRHV
QRW?LQVHUW?DQ\?ZDLW?VWDWHV?
Implementation Example: Choosing MIN_GNT and MAX_LAT
$?IDVW?(WKHUQHW?FRQWUROOHU??????0EV??KDV?D????E\WH?EXIIHU?IRU?HDFK?WUDQVIHU?GLUHFWLRQ?
2SWLPDO?XVDJH?RI?WKHVH?LQWHUQDO?UHVRXUFHV?LV?DFKLHYHG?ZKHQ?WKH?GHYLFH?WUHDWV?HDFK?EXIIHU
DV?WZR????E\WH?SLQJ?SRQJ?EXIIHUV???(DFK????E\WH?EXIIHU?KDV?HLJKW?’:25’6?RI?GDWD?WR?EH
WUDQVIHUUHG??UHVXOWLQJ?LQ?HLJKW?GDWD?SKDVHV?RQ?WKH?3&,?EXV???7KHVH?HLJKW?GDWD?SKDVHV
WUDQVODWH?WR???PLFURVHFRQG?DW????0+]??VR?WKH?0,1B*17?YDOXH?IRU?WKLV?GHYLFH?LV?‡?·?
:KHQ?PRYLQJ?GDWD??WKH?GHYLFH?ZLOO?QHHG?WR?HPSW\?RU?ILOO?D????E\WH?EXIIHU?HYHU\?????µV
?DVVXPLQJ?D?WKURXJKSXW?RI????0%?V????7KLV?ZRXOG?FRUUHVSRQG?WR?D?0$;B/$7?YDOXH?RI
???
6XEV\VWHP?9HQGRU?,’?DQG?6XEV\VWHP?,’
7KHVH?UHJLVWHUV?DUH?XVHG?WR?XQLTXHO\?LGHQWLI\?WKH?H[SDQVLRQ?ERDUG?RU?VXEV\VWHP?ZKHUH?WKH
3&,?GHYLFH?UHVLGHV???7KH\?SURYLGH?D?PHFKDQLVP?IRU?H[SDQVLRQ?ERDUG?YHQGRUV?WR
GLVWLQJXLVK?WKHLU?ERDUGV?IURP?RQH?DQRWKHU?HYHQ?WKRXJK?WKH?ERDUGV?PD\?KDYH?WKH?VDPH?3&,
FRQWUROOHU?RQ?WKHP??DQG??WKHUHIRUH??WKH?VDPH?9HQGRU?,’?DQG?’HYLFH?,’??
43 For x86 based PCs, the values in this register correspond to IRQ numbers (0-15) of the standard dual
8259 configuration. The value 255 is defined as meaning "unknown" or "no connection" to the interrupt
controller. Values between 15 and 254 are reserved.
Revision 2.2
201
,PSOHPHQWDWLRQ?RI?WKHVH?UHJLVWHUV?LV?UHTXLUHG?IRU?DOO?3&,?GHYLFHV?H[FHSW?WKRVH?WKDW?KDYH?D
EDVH?FODVV???ZLWK?VXE?FODVV??????????????????????RU?D?EDVH?FODVV???ZLWK?VXE?FODVV??????????????
?????6XEV\VWHP?9HQGRU?,’V?FDQ?EH?REWDLQHG?IURP?WKH?3&,?6,*?DQG?DUH?XVHG?WR?LGHQWLI\?WKH
YHQGRU?RI?WKH?H[SDQVLRQ?ERDUG?RU?VXEV\VWHP? ?? ??9DOXHV?IRU?WKH?6XEV\VWHP?,’?DUH?YHQGRU
VSHFLILF?
9DOXHV?LQ?WKHVH?UHJLVWHUV?PXVW?EH?ORDGHG?DQG?YDOLG?SULRU?WR?WKH?V\VWHP?%,26?RU?DQ\
V\VWHP?VRIWZDUH?DFFHVVLQJ?WKH?3&,?&RQILJXUDWLRQ?6SDFH???+RZ?WKHVH?YDOXHV?DUH?ORDGHG?LV
QRW?VSHFLILHG?EXW?FRXOG?EH?GRQH?GXULQJ?WKH?PDQXIDFWXULQJ?SURFHVV?RU?ORDGHG?IURP
H[WHUQDO?ORJLF??H?J???VWUDSSLQJ?RSWLRQV??VHULDO?520V??HWF?????7KHVH?YDOXHV?PXVW?QRW?EH
ORDGHG?XVLQJ?H[SDQVLRQ?520?VRIWZDUH?EHFDXVH?H[SDQVLRQ?520?VRIWZDUH?LV?QRW
JXDUDQWHHG?WR?EH?UXQ?GXULQJ?3267?LQ?DOO?V\VWHPV???’HYLFHV?DUH?UHVSRQVLEOH?IRU
JXDUDQWHHLQJ?WKH?GDWD?LV?YDOLG?EHIRUH?DOORZLQJ?UHDGV?WR?WKHVH?UHJLVWHUV?WR?FRPSOHWH???7KLV
FDQ?EH?GRQH?E\?UHVSRQGLQJ?WR?DQ\?DFFHVVHV?ZLWK?5HWU\?XQWLO?WKH?GDWD?LV?YDOLG?
,I?D?GHYLFH?LV?GHVLJQHG?WR?EH?XVHG?H[FOXVLYHO\?RQ?WKH?PRWKHUERDUG??WKH?V\VWHP?YHQGRU?PD\
XVH?V\VWHP?VSHFLILF?VRIWZDUH?WR?LQLWLDOL]H?WKHVH?UHJLVWHUV?DIWHU?HDFK?SRZHU?RQ?
&DSDELOLWLHV?3RLQWHU
7KLV?RSWLRQDO?UHJLVWHU?LV?XVHG?WR?SRLQW?WR?D?OLQNHG?OLVW?RI?QHZ?FDSDELOLWLHV?LPSOHPHQWHG?E\
WKLV?GHYLFH???7KLV?UHJLVWHU?LV?RQO\?YDOLG?LI?WKH?‡&DSDELOLWLHV?/LVW·?ELW?LQ?WKH?6WDWXV?5HJLVWHU
LV?VHW???,I?LPSOHPHQWHG??WKH?ERWWRP?WZR?ELWV?DUH?UHVHUYHG?DQG?VKRXOG?EH?VHW?WR???E?
6RIWZDUH?VKRXOG?PDVN?WKHVH?ELWV?RII?EHIRUH?XVLQJ?WKLV?UHJLVWHU?DV?D?SRLQWHU?LQ
&RQILJXUDWLRQ?6SDFH?WR?WKH?ILUVW?HQWU\?RI?D?OLQNHG?OLVW?RI?QHZ?FDSDELOLWLHV???5HIHU?WR
6HFWLRQ??????IRU?D?GHVFULSWLRQ?RI?WKLV?GDWD?VWUXFWXUH?
6.2.5. Base Addresses
2QH?RI?WKH?PRVW?LPSRUWDQW?IXQFWLRQV?IRU?HQDEOLQJ?VXSHULRU?FRQILJXUDELOLW\?DQG?HDVH?RI?XVH
LV?WKH?DELOLW\?WR?UHORFDWH?3&,?GHYLFHV?LQ?WKH?DGGUHVV?VSDFHV???$W?V\VWHP?SRZHU?XS??GHYLFH
LQGHSHQGHQW?VRIWZDUH?PXVW?EH?DEOH?WR?GHWHUPLQH?ZKDW?GHYLFHV?DUH?SUHVHQW??EXLOG?D
FRQVLVWHQW?DGGUHVV?PDS??DQG?GHWHUPLQH?LI?D?GHYLFH?KDV?DQ?H[SDQVLRQ?520???(DFK?RI?WKHVH
DUHDV?LV?FRYHUHG?LQ?WKH?IROORZLQJ?VHFWLRQV?
6.2.5.1. Address Maps
3RZHU?XS?VRIWZDUH?QHHGV?WR?EXLOG?D?FRQVLVWHQW?DGGUHVV?PDS?EHIRUH?ERRWLQJ?WKH?PDFKLQH
WR?DQ?RSHUDWLQJ?V\VWHP???7KLV?PHDQV?LW?KDV?WR?GHWHUPLQH?KRZ?PXFK?PHPRU\?LV?LQ?WKH
V\VWHP??DQG?KRZ?PXFK?DGGUHVV?VSDFH?WKH?,?2?FRQWUROOHUV?LQ?WKH?V\VWHP?UHTXLUH???$IWHU
GHWHUPLQLQJ?WKLV?LQIRUPDWLRQ??SRZHU?XS?VRIWZDUH?FDQ?PDS?WKH?,?2?FRQWUROOHUV?LQWR
UHDVRQDEOH?ORFDWLRQV?DQG?SURFHHG?ZLWK?V\VWHP?ERRW???,Q?RUGHU?WR?GR?WKLV?PDSSLQJ?LQ?D
GHYLFH?LQGHSHQGHQW?PDQQHU??WKH?EDVH?UHJLVWHUV?IRU?WKLV?PDSSLQJ?DUH?SODFHG?LQ?WKH
SUHGHILQHG?KHDGHU?SRUWLRQ?RI?&RQILJXUDWLRQ?6SDFH?
%LW???LQ?DOO?%DVH?$GGUHVV?UHJLVWHUV?LV?UHDG?RQO\?DQG?XVHG?WR?GHWHUPLQH?ZKHWKHU?WKH
UHJLVWHU?PDSV?LQWR?0HPRU\?RU?,?2?6SDFH???%DVH?$GGUHVV?UHJLVWHUV?WKDW?PDS?WR?0HPRU\
44 A company has only one Vendor ID. That value can be used in either the Vendor ID field of
configuration space (offset 00h) or the Subsystem Vendor ID field of configuration space (offset 2Ch). It is
used in the Vendor ID field (offset 00h) if the company built the silicon. It is used in the Subsystem Vendor
ID field (offset 2Ch) if the company built the add-in card. If a company builds both the silicon and the add-
in card, then the same value would be used in both fields.
Revision 2.2
202
6SDFH?PXVW?UHWXUQ?D???LQ?ELW????VHH?)LJXUH????????%DVH?$GGUHVV?UHJLVWHUV?WKDW?PDS?WR?,?2
6SDFH?PXVW?UHWXUQ?D???LQ?ELW????VHH?)LJXUH??????
)LJXUH???????%DVH?$GGUHVV?5HJLVWHU?IRU?0HPRU\
0 31
Base Address
1 0
IO space indicator
Reserved
1 2
)LJXUH???????%DVH?$GGUHVV?5HJLVWHU?IRU?,?2
%DVH?$GGUHVV?UHJLVWHUV?WKDW?PDS?LQWR?,?2?6SDFH?DUH?DOZD\V????ELWV?ZLGH?ZLWK?ELW??
KDUGZLUHG?WR?D?????%LW???LV?UHVHUYHG?DQG?PXVW?UHWXUQ???RQ?UHDGV?DQG?WKH?RWKHU?ELWV?DUH?XVHG
WR?PDS?WKH?GHYLFH?LQWR?,?2?6SDFH?
%DVH?$GGUHVV?UHJLVWHUV?WKDW?PDS?LQWR?0HPRU\?6SDFH?FDQ?EH????ELWV?RU????ELWV?ZLGH??WR
VXSSRUW?PDSSLQJ?LQWR?D????ELW?DGGUHVV?VSDFH??ZLWK?ELW???KDUGZLUHG?WR?D?????)RU?0HPRU\
%DVH?$GGUHVV?UHJLVWHUV??ELWV???DQG???KDYH?DQ?HQFRGHG?PHDQLQJ?DV?VKRZQ?LQ?7DEOH?????
%LW???VKRXOG?EH?VHW?WR???LI?WKH?GDWD?LV?SUHIHWFKDEOH?DQG?UHVHW?WR???RWKHUZLVH???$?GHYLFH?FDQ
PDUN?D?UDQJH?DV?SUHIHWFKDEOH?LI?WKHUH?DUH?QR?VLGH?HIIHFWV?RQ?UHDGV??WKH?GHYLFH?UHWXUQV?DOO
E\WHV?RQ?UHDGV?UHJDUGOHVV?RI?WKH?E\WH?HQDEOHV??DQG?KRVW?EULGJHV?FDQ?PHUJH?SURFHVVRU
ZULWHV??UHIHU?WR?6HFWLRQ?????????LQWR?WKLV?UDQJH ?? ?ZLWKRXW?FDXVLQJ?HUURUV???%LWV?????DUH?UHDG?
RQO\?
45 Any device that has a range that behaves like normal memory should mark the range as prefetchable. A
linear frame buffer in a graphics device is an example of a range that should be marked prefetchable.
Revision 2.2
203
7DEOH???????0HPRU\?%DVH?$GGUHVV?5HJLVWHU?%LWV?????(QFRGLQJ
Bits 2/1 Meaning
00 Base register is 32 bits wide and mapping can be
done anywhere in the 32-bit Memory Space.
01 Reserved 46
10 Base register is 64 bits wide and can be mapped
anywhere in the 64-bit address space.
11 Reserved
7KH?QXPEHU?RI?XSSHU?ELWV?WKDW?D?GHYLFH?DFWXDOO\?LPSOHPHQWV?GHSHQGV?RQ?KRZ?PXFK?RI?WKH
DGGUHVV?VSDFH?WKH?GHYLFH?ZLOO?UHVSRQG?WR???$????ELW?UHJLVWHU?FDQ?EH?LPSOHPHQWHG?WR
VXSSRUW?D?VLQJOH?PHPRU\?VL]H?WKDW?LV?D?SRZHU?RI???IURP????E\WHV?WR???*%???$?GHYLFH?WKDW
ZDQWV?D???0%?PHPRU\?DGGUHVV?VSDFH??XVLQJ?D????ELW?EDVH?DGGUHVV?UHJLVWHU??ZRXOG?EXLOG
WKH?WRS????ELWV?RI?WKH?DGGUHVV?UHJLVWHU??KDUGZLULQJ?WKH?RWKHU?ELWV?WR???
3RZHU?XS?VRIWZDUH?FDQ?GHWHUPLQH?KRZ?PXFK?DGGUHVV?VSDFH?WKH?GHYLFH?UHTXLUHV?E\?ZULWLQJ
D?YDOXH?RI?DOO???V?WR?WKH?UHJLVWHU?DQG?WKHQ?UHDGLQJ?WKH?YDOXH?EDFN???7KH?GHYLFH?ZLOO?UHWXUQ
??V?LQ?DOO?GRQ?W?FDUH?DGGUHVV?ELWV??HIIHFWLYHO\?VSHFLI\LQJ?WKH?DGGUHVV?VSDFH?UHTXLUHG?
8QLPSOHPHQWHG?%DVH?$GGUHVV?UHJLVWHUV?DUH?KDUGZLUHG?WR?]HUR?
7KLV?GHVLJQ?LPSOLHV?WKDW?DOO?DGGUHVV?VSDFHV?XVHG?DUH?D?SRZHU?RI?WZR?LQ?VL]H?DQG?DUH
QDWXUDOO\?DOLJQHG???’HYLFHV?DUH?IUHH?WR?FRQVXPH?PRUH?DGGUHVV?VSDFH?WKDQ?UHTXLUHG??EXW
GHFRGLQJ?GRZQ?WR?D???.%?VSDFH?IRU?PHPRU\?LV?VXJJHVWHG?IRU?GHYLFHV?WKDW?QHHG?OHVV?WKDQ
WKDW?DPRXQW???)RU?LQVWDQFH??D?GHYLFH?WKDW?KDV????E\WHV?RI?UHJLVWHUV?WR?EH?PDSSHG?LQWR
0HPRU\?6SDFH?PD\?FRQVXPH?XS?WR???.%?RI?DGGUHVV?VSDFH?LQ?RUGHU?WR?PLQLPL]H?WKH
QXPEHU?RI?ELWV?LQ?WKH?DGGUHVV?GHFRGHU???’HYLFHV?WKDW?GR?FRQVXPH?PRUH?DGGUHVV?VSDFH?WKDQ
WKH\?XVH?DUH?QRW?UHTXLUHG?WR?UHVSRQG?WR?WKH?XQXVHG?SRUWLRQ?RI?WKDW?DGGUHVV?VSDFH???’HYLFHV
WKDW?PDS?FRQWURO?IXQFWLRQV?LQWR?,?2?6SDFH?PXVW?QRW?FRQVXPH?PRUH?WKDQ?????E\WHV?SHU?,?2
%DVH?$GGUHVV?UHJLVWHU???7KH?XSSHU????ELWV?RI?WKH?,?2?%DVH?$GGUHVV?UHJLVWHU?PD\?EH
KDUGZLUHG?WR?]HUR?IRU?GHYLFHV?LQWHQGHG?IRU????ELW?,?2?V\VWHPV??VXFK?DV?3&?FRPSDWLEOHV?
+RZHYHU??D?IXOO????ELW?GHFRGH?RI?,?2?DGGUHVVHV?PXVW?VWLOO?EH?GRQH?
46 The encoding to support memory space below 1M was supported in previous versions of the
specification. System software should recognize this encoding and handle appropriately.
Revision 2.2
204
Implementation Note: Sizing a 32 bit Base Address Register
Example
’HFRGH??,?2?RU?PHPRU\??RI?D?UHJLVWHU?LV?GLVDEOHG?YLD?WKH?FRPPDQG?UHJLVWHU?EHIRUH?VL]LQJ
D??%DVH?$GGUHVV?UHJLVWHU???6RIWZDUH?VDYHV?WKH?RULJLQDO?YDOXH?RI?WKH?%DVH?$GGUHVV?UHJLVWHU?
ZULWHV??))))))))K?WR?WKH?UHJLVWHU??WKHQ?UHDGV?LW?EDFN???6L]H?FDOFXODWLRQ?FDQ?EH?GRQH?IURP
WKH????ELW?YDOXH?UHDG?E\?ILUVW?FOHDULQJ?HQFRGLQJ?LQIRUPDWLRQ?ELWV??ELW???IRU?,?2??ELWV?????IRU
PHPRU\???LQYHUWLQJ?DOO????ELWV??ORJLFDO?127???WKHQ?LQFUHPHQWLQJ?E\?????7KH?UHVXOWDQW????
ELW?YDOXH?LV?WKH?PHPRU\?,?2?UDQJH?VL]H?GHFRGHG?E\?WKH?UHJLVWHU???1RWH?WKDW?WKH?XSSHU???
ELWV?RI?WKH?UHVXOW?LV?LJQRUHG?LI?WKH?%DVH?$GGUHVV?UHJLVWHU?LV?IRU?,?2?DQG?ELWV???????UHWXUQHG
]HUR?XSRQ?UHDG???7KH?RULJLQDO?YDOXH?LQ?WKH?%DVH?$GGUHVV?UHJLVWHU?LV?UHVWRUHG?EHIRUH?UH?
HQDEOLQJ?GHFRGH?LQ?WKH?FRPPDQG?UHJLVWHU?RI?WKH?GHYLFH?
???ELW??PHPRU\??%DVH?$GGUHVV?UHJLVWHUV?FDQ?EH?KDQGOHG?WKH?VDPH??H[FHSW?WKDW?WKH?VHFRQG
???ELW?UHJLVWHU?LV?FRQVLGHUHG?DQ?H[WHQVLRQ?RI?WKH?ILUVW??L?H???ELWV?????????6RIWZDUH?ZULWHV
?))))))))K?WR?ERWK?UHJLVWHUV??UHDGV?WKHP?EDFN??DQG?FRPELQHV?WKH?UHVXOW?LQWR?D????ELW
YDOXH???6L]H?FDOFXODWLRQ?LV?GRQH?RQ?WKH????ELW?YDOXH?
$?W\SH???K?SUHGHILQHG?KHDGHU?KDV?VL[?’:25’?ORFDWLRQV?DOORFDWHG?IRU?%DVH?$GGUHVV
UHJLVWHUV?VWDUWLQJ?DW?RIIVHW???K?LQ?&RQILJXUDWLRQ?6SDFH???$?GHYLFH?PD\?XVH?DQ\?RI?WKH
ORFDWLRQV?WR?LPSOHPHQW?%DVH?$GGUHVV?UHJLVWHUV???$Q?LPSOHPHQWHG????ELW?%DVH?$GGUHVV
UHJLVWHU?FRQVXPHV?WZR?FRQVHFXWLYH?’:25’?ORFDWLRQV???6RIWZDUH?ORRNLQJ?IRU
LPSOHPHQWHG?%DVH?$GGUHVV?UHJLVWHUV?PXVW?VWDUW?DW?RIIVHW???K?DQG?FRQWLQXH?XSZDUGV
WKURXJK?RIIVHW???K???$?W\SLFDO?GHYLFH?ZLOO?UHTXLUH?RQH?PHPRU\?UDQJH?IRU?LWV?FRQWURO
IXQFWLRQV???6RPH?JUDSKLFV?GHYLFHV?PD\?XVH?WZR?UDQJHV??RQH?IRU?FRQWURO?IXQFWLRQV?DQG
DQRWKHU?IRU?D?IUDPH?EXIIHU???$?GHYLFH?WKDW?ZDQWV?WR?PDS?FRQWURO?IXQFWLRQV?LQWR?ERWK
PHPRU\?DQG?,?2?6SDFHV?DW?WKH?VDPH?WLPH?PXVW?LPSOHPHQW?WZR?%DVH?$GGUHVV?UHJLVWHUV
?RQH?PHPRU\?DQG?RQH?,?2????7KH?GULYHU?IRU?WKDW?GHYLFH?PLJKW?RQO\?XVH?RQH?VSDFH?LQ?ZKLFK
FDVH?WKH?RWKHU?VSDFH?ZLOO?EH?XQXVHG???’HYLFHV?DUH?UHFRPPHQGHG?DOZD\V?WR?PDS?FRQWURO
IXQFWLRQV?LQWR?0HPRU\?6SDFH?
6.2.5.2. Expansion ROM Base Address Register
6RPH?3&,?GHYLFHV??HVSHFLDOO\?WKRVH?WKDW?DUH?LQWHQGHG?IRU?XVH?RQ?H[SDQVLRQ?ERDUGV?LQ?3&
DUFKLWHFWXUHV??UHTXLUH?ORFDO?(3520V?IRU?H[SDQVLRQ?520??UHIHU?WR?6HFWLRQ??????IRU?D
GHILQLWLRQ?RI?520?FRQWHQWV????7KH?IRXU?E\WH?UHJLVWHU?DW?RIIVHW???K?LQ?D?W\SH???K
SUHGHILQHG?KHDGHU?LV?GHILQHG?WR?KDQGOH?WKH?EDVH?DGGUHVV?DQG?VL]H?LQIRUPDWLRQ?IRU?WKLV
H[SDQVLRQ?520???)LJXUH?????VKRZV?KRZ?WKLV?ZRUG?LV?RUJDQL]HG???7KH?UHJLVWHU?IXQFWLRQV
H[DFWO\?OLNH?D????ELW?%DVH?$GGUHVV?UHJLVWHU?H[FHSW?WKDW?WKH?HQFRGLQJ??DQG?XVDJH??RI?WKH
ERWWRP?ELWV?LV?GLIIHUHQW???7KH?XSSHU????ELWV?FRUUHVSRQG?WR?WKH?XSSHU????ELWV?RI?WKH
([SDQVLRQ?520?EDVH?DGGUHVV???7KH?QXPEHU?RI?ELWV??RXW?RI?WKHVH?????WKDW?D?GHYLFH
DFWXDOO\?LPSOHPHQWV?GHSHQGV?RQ?KRZ?PXFK?DGGUHVV?VSDFH?WKH?GHYLFH?UHTXLUHV???)RU
LQVWDQFH??D?GHYLFH?WKDW?UHTXLUHV?D????.%?DUHD?WR?PDS?LWV?H[SDQVLRQ?520?ZRXOG
LPSOHPHQW?WKH?WRS????ELWV?LQ?WKH?UHJLVWHU??OHDYLQJ?WKH?ERWWRP????RXW?RI?WKHVH????
KDUGZLUHG?WR?????’HYLFHV?WKDW?VXSSRUW?DQ?H[SDQVLRQ?520?PXVW?LPSOHPHQW?WKLV?UHJLVWHU?
’HYLFH?LQGHSHQGHQW?FRQILJXUDWLRQ?VRIWZDUH?FDQ?GHWHUPLQH?KRZ?PXFK?DGGUHVV?VSDFH?WKH
GHYLFH?UHTXLUHV?E\?ZULWLQJ?D?YDOXH?RI?DOO???V?WR?WKH?DGGUHVV?SRUWLRQ?RI?WKH?UHJLVWHU?DQG?WKHQ
UHDGLQJ?WKH?YDOXH?EDFN???7KH?GHYLFH?ZLOO?UHWXUQ???V?LQ?DOO?GRQ?W?FDUH?ELWV??HIIHFWLYHO\
VSHFLI\LQJ?WKH?VL]H?DQG?DOLJQPHQW?UHTXLUHPHQWV???7KH?DPRXQW?RI?DGGUHVV?VSDFH?D?GHYLFH
UHTXHVWV?PXVW?QRW?EH?JUHDWHU?WKDQ????0%?
Revision 2.2
205
0 31
Expansion ROMBaseAddress
Reserved
1 10 11
(Upper 21 bits)
Expansion ROM Enable
)LJXUH???????([SDQVLRQ?520?%DVH?$GGUHVV?5HJLVWHU?/D\RXW
%LW???LQ?WKH?UHJLVWHU?LV?XVHG?WR?FRQWURO?ZKHWKHU?RU?QRW?WKH?GHYLFH?DFFHSWV?DFFHVVHV?WR?LWV
H[SDQVLRQ?520???:KHQ?WKLV?ELW?LV????WKH?GHYLFH¶V?H[SDQVLRQ?520?DGGUHVV?VSDFH?LV
GLVDEOHG???:KHQ?WKH?ELW?LV????DGGUHVV?GHFRGLQJ?LV?HQDEOHG?XVLQJ?WKH?SDUDPHWHUV?LQ?WKH
RWKHU?SDUW?RI?WKH?EDVH?UHJLVWHU???7KLV?DOORZV?D?GHYLFH?WR?EH?XVHG?ZLWK?RU?ZLWKRXW?DQ
H[SDQVLRQ?520?GHSHQGLQJ?RQ?V\VWHP?FRQILJXUDWLRQ???7KH?0HPRU\?6SDFH?ELW?LQ?WKH
&RPPDQG?UHJLVWHU?KDV?SUHFHGHQFH?RYHU?WKH?([SDQVLRQ?520?HQDEOH?ELW???$?GHYLFH?PXVW
UHVSRQG?WR?DFFHVVHV?WR?LWV?H[SDQVLRQ?520?RQO\?LI?ERWK?WKH?0HPRU\?6SDFH?ELW?DQG?WKH
([SDQVLRQ?520?%DVH?$GGUHVV?(QDEOH?ELW?DUH?VHW?WR?????7KLV?ELW?V?VWDWH?DIWHU?RST#?LV???
,Q?RUGHU?WR?PLQLPL]H?WKH?QXPEHU?RI?DGGUHVV?GHFRGHUV?QHHGHG??D?GHYLFH?PD\?VKDUH?D
GHFRGHU?EHWZHHQ?WKH?([SDQVLRQ?520?%DVH?$GGUHVV?UHJLVWHU?DQG?RWKHU?%DVH?$GGUHVV
UHJLVWHUV? ?? ??:KHQ?H[SDQVLRQ?520?GHFRGH?LV?HQDEOHG??WKH?GHFRGHU?LV?XVHG?IRU?DFFHVVHV?WR
WKH?H[SDQVLRQ?520?DQG?GHYLFH?LQGHSHQGHQW?VRIWZDUH?PXVW?QRW?DFFHVV?WKH?GHYLFH?WKURXJK
DQ\?RWKHU?%DVH?$GGUHVV?UHJLVWHUV?
6.3. PCI Expansion ROMs
7KH?3&,?VSHFLILFDWLRQ?SURYLGHV?D?PHFKDQLVP?ZKHUH?GHYLFHV?FDQ?SURYLGH?H[SDQVLRQ?520
FRGH?WKDW?FDQ?EH?H[HFXWHG?IRU?GHYLFH?VSHFLILF?LQLWLDOL]DWLRQ?DQG??SRVVLEO\??D?V\VWHP?ERRW
IXQFWLRQ??UHIHU?WR?6HFWLRQ?????????????7KH?PHFKDQLVP?DOORZV?WKH?520?WR?FRQWDLQ?VHYHUDO
GLIIHUHQW?LPDJHV?WR?DFFRPPRGDWH?GLIIHUHQW?PDFKLQH?DQG?SURFHVVRU?DUFKLWHFWXUHV???7KLV
VHFWLRQ?VSHFLILHV?WKH?UHTXLUHG?LQIRUPDWLRQ?DQG?OD\RXW?RI?FRGH?LPDJHV?LQ?WKH?H[SDQVLRQ
520???1RWH?WKDW?3&,?GHYLFHV?WKDW?VXSSRUW?DQ?H[SDQVLRQ?520?PXVW?DOORZ?WKDW?520?WR
EH?DFFHVVHG?ZLWK?DQ\?FRPELQDWLRQ?RI?E\WH?HQDEOHV???7KLV?VSHFLILFDOO\?PHDQV?WKDW
’:25’?DFFHVVHV?WR?WKH?H[SDQVLRQ?520?PXVW?EH?VXSSRUWHG?
7KH?LQIRUPDWLRQ?LQ?WKH?520V?LV?ODLG?RXW?WR?EH?FRPSDWLEOH?ZLWK?H[LVWLQJ?,QWHO?[??
([SDQVLRQ?520?KHDGHUV?IRU?,6$??(,6$??DQG?0&?DGDSWHUV??EXW?LW?ZLOO?DOVR?VXSSRUW?RWKHU
PDFKLQH?DUFKLWHFWXUHV???7KH?LQIRUPDWLRQ?DYDLODEOH?LQ?WKH?KHDGHU?KDV?EHHQ?H[WHQGHG?VR?WKDW
PRUH?RSWLPXP?XVH?FDQ?EH?PDGH?RI?WKH?IXQFWLRQ?SURYLGHG?E\?WKH?DGDSWHU?DQG?VR?WKDW?WKH
PLQLPXP?DPRXQW?RI?0HPRU\?6SDFH?LV?XVHG?E\?WKH?UXQWLPH?SRUWLRQ?RI?WKH?H[SDQVLRQ
520?FRGH?
7KH?3&,?([SDQVLRQ?520?KHDGHU?LQIRUPDWLRQ?VXSSRUWV?WKH?IROORZLQJ?IXQFWLRQV?
• $?OHQJWK?FRGH?LV?SURYLGHG?WR?LGHQWLI\?WKH?WRWDO?FRQWLJXRXV?DGGUHVV?VSDFH?QHHGHG?E\
WKH?3&,?GHYLFH?520?LPDJH?DW?LQLWLDOL]DWLRQ?
• $Q?LQGLFDWRU?LGHQWLILHV?WKH?W\SH?RI?H[HFXWDEOH?RU?LQWHUSUHWLYH?FRGH?WKDW?H[LVWV?LQ?WKH
520?DGGUHVV?VSDFH?LQ?HDFK?520?LPDJH?
• $?UHYLVLRQ?OHYHO?IRU?WKH?FRGH?DQG?GDWD?RQ?WKH?520?LV?SURYLGHG?
• 7KH?9HQGRU?,’?DQG?’HYLFH?,’?RI?WKH?VXSSRUWHG?3&,?GHYLFH?DUH?LQFOXGHG?LQ?WKH?520?
47 Note that it is the address decoder that is shared, not the registers themselves. The Expansion ROM Base
Address register and other Base Address registers must be able to hold unique values at the same time.
Revision 2.2
206
2QH?PDMRU?GLIIHUHQFH?LQ?WKH?XVDJH?PRGHO?EHWZHHQ?3&,?H[SDQVLRQ?520V?DQG?VWDQGDUG
,6$??(,6$??DQG?0&?520V?LV?WKDW?WKH?520?FRGH?LV?QHYHU?H[HFXWHG?LQ?SODFH???,W?LV?DOZD\V
FRSLHG?IURP?WKH?520?GHYLFH?WR?5$0?DQG?H[HFXWHG?IURP?5$0???7KLV?HQDEOHV?G\QDPLF
VL]LQJ?RI?WKH?FRGH??IRU?LQLWLDOL]DWLRQ?DQG?UXQWLPH??DQG?SURYLGHV?VSHHG?LPSURYHPHQWV?ZKHQ
H[HFXWLQJ?UXQWLPH?FRGH?
6.3.1. PCI Expansion ROM Contents
3&,?GHYLFH?H[SDQVLRQ?520V?PD\?FRQWDLQ?FRGH??H[HFXWDEOH?RU?LQWHUSUHWLYH??IRU?PXOWLSOH
SURFHVVRU?DUFKLWHFWXUHV???7KLV?PD\?EH?LPSOHPHQWHG?LQ?D?VLQJOH?SK\VLFDO?520?ZKLFK?FDQ
FRQWDLQ?DV?PDQ\?FRGH?LPDJHV?DV?GHVLUHG?IRU?GLIIHUHQW?V\VWHP?DQG?SURFHVVRU?DUFKLWHFWXUHV
?VHH?)LJXUH????????(DFK?LPDJH?PXVW?VWDUW?RQ?D?????E\WH?ERXQGDU\?DQG?PXVW?FRQWDLQ?WKH
3&,?H[SDQVLRQ?520?KHDGHU???7KH?VWDUWLQJ?SRLQW?RI?HDFK?LPDJH?GHSHQGV?RQ?WKH?VL]H?RI
SUHYLRXV?LPDJHV???7KH?ODVW?LPDJH?LQ?D?520?KDV?D?VSHFLDO?HQFRGLQJ?LQ?WKH?KHDGHU?WR
LGHQWLI\?LW?DV?WKH?ODVW?LPDJH?
Image 0
Image 1
Image N
)LJXUH???????3&,?([SDQVLRQ?520?6WUXFWXUH
6.3.1.1. PCI Expansion ROM Header Format
7KH?LQIRUPDWLRQ?UHTXLUHG?LQ?HDFK?520?LPDJH?LV?VSOLW?LQWR?WZR?GLIIHUHQW?DUHDV???2QH?DUHD?
WKH?520?KHDGHU??LV?UHTXLUHG?WR?EH?ORFDWHG?DW?WKH?EHJLQQLQJ?RI?WKH?520?LPDJH???7KH
VHFRQG?DUHD??WKH?3&,?’DWD?6WUXFWXUH??PXVW?EH?ORFDWHG?LQ?WKH?ILUVW????.%?RI?WKH?LPDJH?
7KH?IRUPDW?IRU?WKH?3&,?([SDQVLRQ?520?+HDGHU?LV?JLYHQ?EHORZ???7KH?RIIVHW?LV?D
KH[DGHFLPDO?QXPEHU?IURP?WKH?EHJLQQLQJ?RI?WKH?LPDJH?DQG?WKH?OHQJWK?RI?HDFK?ILHOG?LV
JLYHQ?LQ?E\WHV?
([WHQVLRQV?WR?WKH?3&,?([SDQVLRQ?520?+HDGHU?DQG?RU?WKH?3&,?’DWD?6WUXFWXUH?PD\?EH
GHILQHG?E\?VSHFLILF?V\VWHP?DUFKLWHFWXUHV???([WHQVLRQV?IRU?3&?$7?FRPSDWLEOH?V\VWHPV?DUH
GHVFULEHG?LQ?6HFWLRQ???????
Revision 2.2
207
Offset Length Value Description
0h 1 55h ROM Signature, byte 1
1h 1 AAh ROM Signature, byte 2
2h-17h 16h xx Reserved (processor architecture unique data)
18h-19h 2 xx Pointer to PCI Data Structure
ROM Signature The ROM Signature is a two-byte field containing a 55h in
the first byte and AAh in the second byte. This signature
must be the first two bytes of the ROM address space for
each image of the ROM.
Pointer to PCI Data
Structure
The Pointer to the PCI Data Structure is a two-byte pointer in
little endian format that points to the PCI Data Structure. The
reference point for this pointer is the beginning of the ROM
image.
6.3.1.2. PCI Data Structure Format
7KH?3&,?’DWD?6WUXFWXUH?PXVW?EH?ORFDWHG?ZLWKLQ?WKH?ILUVW????.%?RI?WKH?520?LPDJH?DQG
PXVW?EH?’:25’?DOLJQHG???7KH?3&,?’DWD?6WUXFWXUH?FRQWDLQV?WKH?IROORZLQJ?LQIRUPDWLRQ?
Offset Length Description
0 4 Signature, the string "PCIR"
4 2 Vendor Identification
6 2 Device Identification
8 2 Reserved
A 2 PCI Data Structure Length
C 1 PCI Data Structure Revision
D 3 Class Code
10 2 Image Length
12 2 Revision Level of Code/Data
14 1 Code Type
15 1 Indicator
16 2 Reserved
Signature These four bytes provide a unique signature for the PCI Data
Structure. The string "PCIR" is the signature with "P" being
at offset 0, "C" at offset 1, etc.
Vendor Identification The Vendor Identification field is a 16-bit field with the same
definition as the Vendor Identification field in the
Configuration Space for this device.
Device Identification The Device Identification field is a 16-bit field with the same
definition as the Device Identification field in the
Configuration Space for this device.
Revision 2.2
208
Resvd Reserved 16-bit field.
Note that in earlier versions of the PCI Local Bus
Specification this field pointed to ROM located Vital Product
Data. This has been superseded by Vital Product Data as
described in Section 6.4.
PCI Data Structure
Length
The PCI Data Structure Length is a 16-bit field that defines
the length of the data structure from the start of the data
structure (the first byte of the Signature field). This field is in
little-endian format and is in units of bytes.
PCI Data Structure
Revision
The PCI Data Structure Revision field is an eight-bit field that
identifies the data structure revision level. This revision level
is 0.
Class Code The Class Code field is a 24-bit field with the same fields and
definition as the class code field in the Configuration Space
for this device.
Image Length The Image Length field is a two-byte field that represents the
length of the image. This field is in little-endian format, and
the value is in units of 512 bytes.
Revision Level The Revision Level field is a two-byte field that contains the
revision level of the code in the ROM image.
Code Type The Code Type field is a one-byte field that identifies the
type of code contained in this section of the ROM. The code
may be executable binary for a specific processor and system
architecture or interpretive code. The following code types
are assigned:
7\SH ’HVFULSWLRQ
? ,QWHO?[????3&?$7?FRPSDWLEOH
? 2SHQ?)LUPZDUH?VWDQGDUG?IRU?3&, ??
? +HZOHWW?3DFNDUG?3$?5,6&
??)) 5HVHUYHG
Indicator Bit 7 in this field tells whether or not this is the last image in
the ROM. A value of 1 indicates "last image;" a value of 0
indicates that another image follows. Bits 0-6 are reserved.
48 Open Firmware is a processor architecture and system architecture independent standard for dealing with
device specific option ROM code. Documentation for Open Firmware is available in the IEEE 1275-1994
Standard for Boot (Initialization, Configuration) Firmware Core Requirements and Practices. A related
document, PCI Bus Binding to IEEE 1275-1994, specifies the application of Open Firmware to the PCI
local bus, including PCI-specific requirements and practices. This document may be obtained using
anonymous FTP to the machine playground.sun.com with the filename
/pub/p1275/bindings/postscript/PCI.ps.
Revision 2.2
209
6.3.2. Power-on Self Test (POST) Code
)RU?WKH?PRVW?SDUW??V\VWHP?3267?FRGH?WUHDWV?DGG?LQ?3&,?GHYLFHV?LGHQWLFDOO\?WR?WKRVH?WKDW
DUH?VROGHUHG?RQ?WR?WKH?PRWKHUERDUG???7KH?RQH?H[FHSWLRQ?LV?WKH?KDQGOLQJ?RI?H[SDQVLRQ
520V???3267?FRGH?GHWHFWV?WKH?SUHVHQFH?RI?DQ?RSWLRQ?520?LQ?WZR?VWHSV???)LUVW??WKH?FRGH
GHWHUPLQHV?LI?WKH?GHYLFH?KDV?LPSOHPHQWHG?DQ?([SDQVLRQ?520?%DVH?$GGUHVV?UHJLVWHU?LQ
&RQILJXUDWLRQ?6SDFH???,I?WKH?UHJLVWHU?LV?LPSOHPHQWHG??WKH?3267?PXVW?PDS?DQG?HQDEOH?WKH
520?LQ?DQ?XQXVHG?SRUWLRQ?RI?WKH?DGGUHVV?VSDFH?DQG?FKHFN?WKH?ILUVW?WZR?E\WHV?IRU?WKH
$$??K?VLJQDWXUH???,I?WKDW?VLJQDWXUH?LV?IRXQG??WKHUH?LV?D?520?SUHVHQW??RWKHUZLVH??QR?520
LV?DWWDFKHG?WR?WKH?GHYLFH?
,I?D?520?LV?DWWDFKHG??WKH?3267?PXVW?VHDUFK?WKH?520?IRU?DQ?LPDJH?WKDW?KDV?WKH?SURSHU
FRGH?W\SH?DQG?ZKRVH?9HQGRU?,’?DQG?’HYLFH?,’?ILHOGV?PDWFK?WKH?FRUUHVSRQGLQJ?ILHOGV?LQ
WKH?GHYLFH?
$IWHU?ILQGLQJ?WKH?SURSHU?LPDJH??WKH?3267?FRSLHV?WKH?DSSURSULDWH?DPRXQW?RI?GDWD?LQWR
5$0???7KHQ?WKH?GHYLFH?V?LQLWLDOL]DWLRQ?FRGH?LV?H[HFXWHG???’HWHUPLQLQJ?WKH?DSSURSULDWH
DPRXQW?RI?GDWD?WR?FRS\?DQG?KRZ?WR?H[HFXWH?WKH?GHYLFH?V?LQLWLDOL]DWLRQ?FRGH?ZLOO?GHSHQG?RQ
WKH?FRGH?W\SH?IRU?WKH?ILHOG?
6.3.3. PC-compatible Expansion ROMs
7KLV?VHFWLRQ?GHVFULEHV?IXUWKHU?UHTXLUHPHQWV?RQ?520?LPDJHV?DQG?WKH?KDQGOLQJ?RI?520
LPDJHV?WKDW?DUH?XVHG?LQ?3&?FRPSDWLEOH?V\VWHPV???7KLV?DSSOLHV?WR?DQ\?LPDJH?WKDW?VSHFLILHV
,QWHO?[????3&?$7?FRPSDWLEOH?LQ?WKH?&RGH?7\SH?ILHOG?RI?WKH?3&,?’DWD?6WUXFWXUH??DQG?DQ\
SODWIRUP?WKDW?LV?3&?FRPSDWLEOH?
6.3.3.1. ROM Header Extensions
7KH?VWDQGDUG?KHDGHU?IRU?3&,?([SDQVLRQ?520?LPDJHV?LV?H[SDQGHG?VOLJKWO\?IRU?3&?
FRPSDWLELOLW\???7ZR?ILHOGV?DUH?DGGHG??RQH?DW?RIIVHW???K?SURYLGHV?WKH?LQLWLDOL]DWLRQ?VL]H?IRU
WKH?LPDJH???2IIVHW???K?LV?WKH?HQWU\?SRLQW?IRU?WKH?H[SDQVLRQ?520?,1,7?IXQFWLRQ?
Offset Length Value Description
0h 1 55h ROM Signature byte 1
1h 1 AAh ROM Signature byte 2
2h 1 xx Initialization Size - size of the code in units of
512 bytes
3h 3 xx Entry point for INIT function. POST does a
FAR CALL to this location.
6h-17h 12h xx Reserved (application unique data)
18h-19h 2 xx Pointer to PCI Data Structure
6.3.3.1.1. POST Code Extensions
3267?FRGH?LQ?WKHVH?V\VWHPV?FRSLHV?WKH?QXPEHU?RI?E\WHV?VSHFLILHG?E\?WKH?,QLWLDOL]DWLRQ
6L]H?ILHOG?LQWR?5$0??DQG?WKHQ?FDOOV?WKH?,1,7?IXQFWLRQ?ZKRVH?HQWU\?SRLQW?LV?DW?RIIVHW???K?
3267?FRGH?LV?UHTXLUHG?WR?OHDYH?WKH?5$0?DUHD?ZKHUH?WKH?H[SDQVLRQ?520?FRGH?ZDV
FRSLHG?WR?DV?ZULWDEOH?XQWLO?DIWHU?WKH?,1,7?IXQFWLRQ?KDV?UHWXUQHG???7KLV?DOORZV?WKH?,1,7
Revision 2.2
210
FRGH?WR?VWRUH?VRPH?VWDWLF?GDWD?LQ?WKH?5$0?DUHD?DQG?WR?DGMXVW?WKH?UXQWLPH?VL]H?RI?WKH?FRGH
VR?WKDW?LW?FRQVXPHV?OHVV?VSDFH?ZKLOH?WKH?V\VWHP?LV?UXQQLQJ?
7KH?3&?FRPSDWLEOH?VSHFLILF?VHW?RI?VWHSV?IRU?WKH?V\VWHP?3267?FRGH?ZKHQ?KDQGOLQJ?HDFK
H[SDQVLRQ?520?DUH?
?? 0DS?DQG?HQDEOH?WKH?H[SDQVLRQ?520?WR?DQ?XQRFFXSLHG?DUHD?RI?WKH?PHPRU\?DGGUHVV
VSDFH?
?? )LQG?WKH?SURSHU?LPDJH?LQ?WKH?520?DQG?FRS\?LW?IURP?520?LQWR?WKH?FRPSDWLELOLW\?DUHD
RI?5$0??W\SLFDOO\??&????K?WR??’))))KK??XVLQJ?WKH?QXPEHU?RI?E\WHV?VSHFLILHG?E\
,QLWLDOL]DWLRQ?6L]H?
?? ’LVDEOH?WKH?([SDQVLRQ?520?%DVH?$GGUHVV?UHJLVWHU?
?? /HDYH?WKH?5$0?DUHD?ZULWDEOH?DQG?FDOO?WKH?,1,7?IXQFWLRQ?
?? 8VH?WKH?E\WH?DW?RIIVHW???K??ZKLFK?PD\?KDYH?EHHQ?PRGLILHG??WR?GHWHUPLQH?KRZ?PXFK
PHPRU\?LV?XVHG?DW?UXQWLPH?
%HIRUH?V\VWHP?ERRW??WKH?3267?FRGH?PXVW?PDNH?WKH?5$0?DUHD?FRQWDLQLQJ?H[SDQVLRQ
520?FRGH?UHDG?RQO\?
3267?FRGH?PXVW?KDQGOH?9*$?GHYLFHV?ZLWK?H[SDQVLRQ?520V?LQ?D?VSHFLDO?ZD\???7KH
9*$?GHYLFH?V?H[SDQVLRQ?%,26?PXVW?EH?FRSLHG?WR??&????K???9*$?GHYLFHV?FDQ?EH
LGHQWLILHG?E\?H[DPLQLQJ?WKH?&ODVV?&RGH?ILHOG?LQ?WKH?GHYLFH?V?&RQILJXUDWLRQ?6SDFH?
6.3.3.1.2. INIT Function Extensions
3&?FRPSDWLEOH?H[SDQVLRQ?520V?FRQWDLQ?DQ?,1,7?IXQFWLRQ?WKDW?LV?UHVSRQVLEOH?IRU
LQLWLDOL]LQJ?WKH?,?2?GHYLFH?DQG?SUHSDULQJ?IRU?UXQWLPH?RSHUDWLRQ???,1,7?IXQFWLRQV?LQ?3&,
H[SDQVLRQ?520V?DUH?DOORZHG?VRPH?H[WHQGHG?FDSDELOLWLHV?EHFDXVH?WKH?5$0?DUHD?ZKHUH
WKH?FRGH?LV?ORFDWHG?LV?OHIW?ZULWDEOH?ZKLOH?WKH?,1,7?IXQFWLRQ?H[HFXWHV?
7KH?,1,7?IXQFWLRQ?FDQ?VWRUH?VWDWLF?SDUDPHWHUV?LQVLGH?LWV?5$0?DUHD?GXULQJ?WKH?,1,7
IXQFWLRQ???7KLV?GDWD?FDQ?WKHQ?EH?XVHG?E\?WKH?UXQWLPH?%,26?RU?GHYLFH?GULYHUV???7KLV?DUHD?RI
5$0?ZLOO?QRW?EH?ZULWDEOH?GXULQJ?UXQWLPH?
7KH?,1,7?IXQFWLRQ?FDQ?DOVR?DGMXVW?WKH?DPRXQW?RI?5$0?WKDW?LW?FRQVXPHV?GXULQJ?UXQWLPH?
7KLV?LV?GRQH?E\?PRGLI\LQJ?WKH?VL]H?E\WH?DW?RIIVHW???K?LQ?WKH?LPDJH???7KLV?KHOSV?FRQVHUYH
WKH?OLPLWHG?PHPRU\?UHVRXUFH?LQ?WKH?H[SDQVLRQ?520?DUHD???&????K????’))))K??
)RU?H[DPSOH??D?GHYLFH?H[SDQVLRQ?520?PD\?UHTXLUH????.%?IRU?LWV?LQLWLDOL]DWLRQ?DQG
UXQWLPH?FRGH??EXW?RQO\???.%?IRU?WKH?UXQWLPH?FRGH???7KH?LPDJH?LQ?WKH?520?ZLOO?VKRZ?D
VL]H?RI????.%??VR?WKDW?WKH?3267?FRGH?FRSLHV?WKH?ZKROH?WKLQJ?LQWR?5$0???7KHQ?ZKHQ?WKH
,1,7?IXQFWLRQ?LV?UXQQLQJ??LW?FDQ?DGMXVW?WKH?VL]H?E\WH?GRZQ?WR???.%???:KHQ?WKH?,1,7
IXQFWLRQ?UHWXUQV??WKH?3267?FRGH?VHHV?WKDW?WKH?UXQWLPH?VL]H?LV???.%?DQG?FDQ?FRS\?WKH?QH[W
H[SDQVLRQ?%,26?WR?WKH?RSWLPXP?ORFDWLRQ?
7KH?,1,7?IXQFWLRQ?LV?UHVSRQVLEOH?IRU?JXDUDQWHHLQJ?WKDW?WKH?FKHFNVXP?DFURVV?WKH?VL]H?RI
WKH?LPDJH?LV?FRUUHFW???,I?WKH?,1,7?IXQFWLRQ?PRGLILHV?WKH?5$0?DUHD?LQ?DQ\?ZD\??D?QHZ
FKHFNVXP?PXVW?EH?FDOFXODWHG?DQG?VWRUHG?LQ?WKH?LPDJH???7KH?,1,7?IXQFWLRQ?VKRXOG?QRW
PRGLI\?V\VWHP?PHPRU\??H[FHSW?IRU?WKH?,1,7?IXQFWLRQ?5$0?DUHD??LQ?DQ\?ZD\??XQOHVV?LW
XVHV?DSSURSULDWH?SURWRFRO?RU?%,26?VHUYLFHV?WR?DOORFDWH?PHPRU\???,W?LV?QRW?XQFRPPRQ?IRU
3267?VRIWZDUH?WR?XVH?V\VWHP?PHPRU\?IRU?FULWLFDO?GDWD?RU?FRGH??DQG?LWV?GHVWUXFWLRQ?RU
PRGLILFDWLRQ?PD\?SUHYHQW?V\VWHP?ERRW?
Revision 2.2
211
,I?WKH?,1,7?IXQFWLRQ?ZDQWV?WR?FRPSOHWHO\?UHPRYH?LWVHOI?IURP?WKH?H[SDQVLRQ?520?DUHD??LW
GRHV?VR?E\?ZULWLQJ?D?]HUR?WR?WKH?,QLWLDOL]DWLRQ?6L]H?ILHOG??WKH?E\WH?DW?RIIVHW???K????,Q?WKLV
FDVH??QR?FKHFNVXP?KDV?WR?EH?JHQHUDWHG??VLQFH?WKHUH?LV?QR?OHQJWK?WR?FKHFNVXP?DFURVV??
2Q?HQWU\??WKH?,1,7?IXQFWLRQ?LV?SDVVHG?WKUHH?SDUDPHWHUV???WKH?EXV?QXPEHU??GHYLFH?QXPEHU?
DQG?IXQFWLRQ?QXPEHU?RI?WKH?GHYLFH?WKDW?VXSSOLHG?WKH?H[SDQVLRQ?520???7KHVH?SDUDPHWHUV
FDQ?EH?XVHG?WR?DFFHVV?WKH?GHYLFH?EHLQJ?LQLWLDOL]HG???7KH\?DUH?SDVVHG?LQ?[???UHJLVWHUV??>$+@
FRQWDLQV?WKH?EXV?QXPEHU??WKH?XSSHU?ILYH?ELWV?RI?>$/@?FRQWDLQ?WKH?GHYLFH?QXPEHU??DQG?WKH
ORZHU?WKUHH?ELWV?RI?>$/@?FRQWDLQ?WKH?IXQFWLRQ?QXPEHU?
3ULRU?WR?FDOOLQJ?WKH?,1,7?IXQFWLRQ??WKH?3267?FRGH?ZLOO?DOORFDWH?UHVRXUFHV?WR?WKH?GHYLFH
?YLD?WKH?%DVH?$GGUHVV?DQG?,QWHUUXSW?/LQH?UHJLVWHUV??
6.3.3.1.3. Image Structure
$?3&?FRPSDWLEOH?LPDJH?KDV?WKUHH?OHQJWKV?DVVRFLDWHG?ZLWK?LW???D?UXQWLPH?OHQJWK??DQ
LQLWLDOL]DWLRQ?OHQJWK??DQG?DQ?LPDJH?OHQJWK???7KH?LPDJH?OHQJWK?LV?WKH?WRWDO?OHQJWK?RI?WKH
LPDJH??DQG?LW?PXVW?EH?JUHDWHU?WKDQ?RU?HTXDO?WR?WKH?LQLWLDOL]DWLRQ?OHQJWK?
7KH?LQLWLDOL]DWLRQ?OHQJWK?VSHFLILHV?WKH?DPRXQW?RI?WKH?LPDJH?WKDW?FRQWDLQV?ERWK?WKH
LQLWLDOL]DWLRQ?DQG?UXQWLPH?FRGH???7KLV?LV?WKH?DPRXQW?RI?GDWD?WKDW?3267?FRGH?ZLOO?FRS\
LQWR?5$0?EHIRUH?H[HFXWLQJ?WKH?LQLWLDOL]DWLRQ?URXWLQH???,QLWLDOL]DWLRQ?OHQJWK?PXVW?EH
JUHDWHU?WKDQ?RU?HTXDO?WR?UXQWLPH?OHQJWK???7KH?LQLWLDOL]DWLRQ?GDWD?WKDW?LV?FRSLHG?LQWR?5$0
PXVW?FKHFNVXP?WR????XVLQJ?WKH?VWDQGDUG?DOJRULWKP??
7KH?UXQWLPH?OHQJWK?VSHFLILHV?WKH?DPRXQW?RI?WKH?LPDJH?WKDW?FRQWDLQV?WKH?UXQWLPH?FRGH?
7KLV?LV?WKH?DPRXQW?RI?GDWD?WKH?3267?FRGH?ZLOO?OHDYH?LQ?5$0?ZKLOH?WKH?V\VWHP?LV
RSHUDWLQJ???$JDLQ??WKLV?DPRXQW?RI?WKH?LPDJH?PXVW?FKHFNVXP?WR???
7KH?3&,?’DWD?VWUXFWXUH?PXVW?EH?FRQWDLQHG?ZLWKLQ?WKH?UXQWLPH?SRUWLRQ?RI?WKH?LPDJH??LI
WKHUH?LV?DQ\???RWKHUZLVH??LW?PXVW?EH?FRQWDLQHG?ZLWKLQ?WKH?LQLWLDOL]DWLRQ?SRUWLRQ???)LJXUH????
VKRZV?WKH?W\SLFDO?OD\RXW?RI?DQ?LPDJH?LQ?WKH?H[SDQVLRQ?520?
Header
PCI Data structure
Runtime size
Initialization size
Checksum byte
Checksum byte
Image size
)LJXUH???????7\SLFDO?,PDJH?/D\RXW
Revision 2.2
212
6.4. Vital Product Data
9LWDO?3URGXFW?’DWD??93’??LV?WKH?LQIRUPDWLRQ?WKDW?XQLTXHO\?GHILQHV?LWHPV?VXFK?DV?WKH
KDUGZDUH??VRIWZDUH??DQG?PLFURFRGH?HOHPHQWV?RI?D?V\VWHP???7KH?93’?SURYLGHV?WKH?V\VWHP
ZLWK?LQIRUPDWLRQ?RQ?YDULRXV?)58V??)LHOG?5HSODFHDEOH?8QLW??LQFOXGLQJ?3DUW?1XPEHU?
6HULDO?1XPEHU??DQG?RWKHU?GHWDLOHG?LQIRUPDWLRQ???93’?DOVR?SURYLGHV?D?PHFKDQLVP?IRU
VWRULQJ?LQIRUPDWLRQ?VXFK?DV?SHUIRUPDQFH?DQG?IDLOXUH?GDWD?RQ?WKH?GHYLFH?EHLQJ?PRQLWRUHG?
7KH?REMHFWLYH??IURP?D?V\VWHP?SRLQW?RI?YLHZ??LV?WR?FROOHFW?WKLV?LQIRUPDWLRQ?E\?UHDGLQJ?LW
IURP?WKH?KDUGZDUH??VRIWZDUH??DQG?PLFURFRGH?FRPSRQHQWV?
6XSSRUW?RI?93’?ZLWKLQ?3&,?DGDSWHUV?LV?RSWLRQDO?GHSHQGLQJ?RQ?WKH?PDQXIDFWXUHU???7KH
GHILQLWLRQ?RI?3&,?93’?SUHVHQWV?QR?LPSDFW?WR?H[LVWLQJ?3&,?GHYLFHV?DQG?PLQLPDO?LPSDFW?WR
IXWXUH?3&,?GHYLFHV?ZKLFK?RSWLRQDOO\?LQFOXGH?93’???7KRXJK?VXSSRUW?RI?93’?LV?RSWLRQDO?
DGDSWHU?PDQXIDFWXUHUV?DUH?HQFRXUDJHG?WR?SURYLGH?93’?GXH?WR?LWV?LQKHUHQW?EHQHILWV?IRU?WKH
DGDSWHU??V\VWHP?PDQXIDFWXUHUV??DQG?IRU?3OXJ?DQG?3OD\?
7KH?PHFKDQLVP?IRU?DFFHVVLQJ?93’?DQG?WKH?GHVFULSWLRQ?RI?93’?GDWD?VWUXFWXUHV?LV
GRFXPHQWHG?LQ?$SSHQGL[?,?
6.5. Device Drivers
7KHUH?DUH?WZR?FKDUDFWHULVWLFV?RI?3&,?GHYLFHV?WKDW?PD\?PDNH?3&,?GHYLFH?GULYHUV?GLIIHUHQW
IURP??VWDQGDUG??RU?H[LVWLQJ?GHYLFH?GULYHUV???7KH?ILUVW?FKDUDFWHULVWLF?LV?WKDW?3&,?GHYLFHV?DUH
UHORFDWDEOH??L?H???QRW?KDUGZLUHG??LQ?WKH?DGGUHVV?VSDFHV???3&,?GHYLFH?GULYHUV??DQG?RWKHU
FRQILJXUDWLRQ?VRIWZDUH??VKRXOG?XVH?WKH?PDSSLQJ?LQIRUPDWLRQ?VWRUHG?LQ?WKH?GHYLFH?V
&RQILJXUDWLRQ?6SDFH?UHJLVWHUV?WR?GHWHUPLQH?ZKHUH?WKH?GHYLFH?ZDV?PDSSHG???7KLV?DOVR
DSSOLHV?WR?GHWHUPLQLQJ?LQWHUUXSW?OLQH?XVDJH?
7KH?VHFRQG?FKDUDFWHULVWLF?LV?WKDW?3&,?LQWHUUXSWV?DUH?VKDUHDEOH???3&,?GHYLFH?GULYHUV?DUH
UHTXLUHG?WR?VXSSRUW?VKDUHG?LQWHUUXSWV??VLQFH?LW?LV?YHU\?OLNHO\?WKDW?V\VWHP?LPSOHPHQWDWLRQV
ZLOO?FRQQHFW?PRUH?WKDQ?RQH?GHYLFH?WR?D?VLQJOH?LQWHUUXSW?OLQH???7KH?H[DFW?PHWKRG?IRU
LQWHUUXSW?VKDULQJ?LV?RSHUDWLQJ?V\VWHP?VSHFLILF?DQG?LV?QRW?HODERUDWHG?KHUH?
6RPH?V\VWHPV?PD\?QRW?JXDUDQWHH?WKDW?GDWD?LV?GHOLYHUHG?WR?PDLQ?PHPRU\?EHIRUH?LQWHUUXSWV
DUH?GHOLYHUHG?WR?WKH?&38???,I?QRW?KDQGOHG?SURSHUO\??WKLV?FDQ?OHDG?WR?GDWD?FRQVLVWHQF\
SUREOHPV??ORVV?RI?GDWD????7KLV?VLWXDWLRQ?LV?PRVW?RIWHQ?DVVRFLDWHG?ZLWK?WKH?LPSOHPHQWDWLRQ
RI?SRVWLQJ?EXIIHUV?LQ?EULGJHV?EHWZHHQ?WKH?3&,?EXV?DQG?RWKHU?EXVHV?
7KHUH?DUH?WKUHH?ZD\V?WKDW?GDWD?DQG?LQWHUUXSW?FRQVLVWHQF\?FDQ?EH?JXDUDQWHHG?
?? 7KH?V\VWHP?KDUGZDUH?FDQ?JXDUDQWHH?WKDW?SRVWLQJ?EXIIHUV?DUH?IOXVKHG?EHIRUH?LQWHUUXSWV
DUH?GHOLYHUHG?WR?WKH?SURFHVVRU?
?? 7KH?GHYLFH?VLJQDOLQJ?WKH?LQWHUUXSW?FDQ?SHUIRUP?D?UHDG?RI?WKH?MXVW?ZULWWHQ?GDWD?EHIRUH
VLJQDOLQJ?WKH?LQWHUUXSW???7KLV?FDXVHV?SRVWLQJ?EXIIHUV?WR?EH?IOXVKHG?
?? 7KH?GHYLFH?GULYHU?FDQ?SHUIRUP?D?UHDG?WR?DQ\?UHJLVWHU?LQ?WKH?GHYLFH?EHIRUH?DFFHVVLQJ
WKH?GDWD?ZULWWHQ?E\?WKH?GHYLFH???7KLV?UHDG?FDXVHV?SRVWLQJ?EXIIHUV?WR?EH?IOXVKHG?
’HYLFH?GULYHUV?DUH?XOWLPDWHO\?UHVSRQVLEOH?IRU?JXDUDQWHHLQJ?FRQVLVWHQF\?RI?LQWHUUXSWV?DQG
GDWD?E\?DVVXULQJ?WKDW?DW?OHDVW?RQH?RI?WKH?WKUHH?PHWKRGV?GHVFULEHG?DERYH?LV?SHUIRUPHG?LQ
WKH?V\VWHP???7KLV?PHDQV?D?GHYLFH?GULYHU?PXVW?GR?0HWKRG???XQOHVV?LW?LPSOLFLWO\?NQRZV
0HWKRG???LV?GRQH?E\?LWV?GHYLFH??RU?LW?LV?LQIRUPHG??E\?VRPH?PHDQV?RXWVLGH?WKH?VFRSH?RI
WKLV?VSHFLILFDWLRQ??WKDW?0HWKRG???LV?GRQH?E\?WKH?V\VWHP?KDUGZDUH?
Revision 2.2
213
6.6. System Reset
$IWHU?V\VWHP?UHVHW??WKH?SURFHVVRU?V??PXVW?EH?DEOH?WR?DFFHVV?ERRW?FRGH?DQG?DQ\?GHYLFHV
QHFHVVDU\?WR?ERRW?WKH?PDFKLQH???’HSHQGLQJ?RQ?WKH?V\VWHP?DUFKLWHFWXUH??EULGJHV?PD\?QHHG
WR?FRPH?XS?HQDEOHG?WR?SDVV?WKHVH?DFFHVVHV?WKURXJK?WR?WKH?UHPRWH?EXV?
6LPLODUO\??GHYLFHV?RQ?3&,?PD\?QHHG?WR?FRPH?XS?HQDEOHG?WR?UHFRJQL]H?IL[HG?DGGUHVVHV?WR
VXSSRUW?WKH?ERRW?VHTXHQFH?LQ?D?V\VWHP?DUFKLWHFWXUH???6XFK?GHYLFHV?DUH?UHTXLUHG?WR?VXSSRUW
WKH?&RPPDQG?UHJLVWHU?GLVDEOLQJ?IXQFWLRQ?GHVFULEHG?LQ?6HFWLRQ?????????7KH\?VKRXOG?DOVR
SURYLGH?D?PHFKDQLVP??LQYRNHG?WKURXJK?WKH?&RQILJXUDWLRQ?6SDFH??WR?UH?HQDEOH?WKH
UHFRJQLWLRQ?RI?IL[HG?DGGUHVVHV?
6.7. Capabilities List
&HUWDLQ?FDSDELOLWLHV?DGGHG?WR?3&,?DIWHU?WKH?SXEOLFDWLRQ?RI?UHYLVLRQ?????DUH?VXSSRUWHG?E\
DGGLQJ?D?VHW?RI?UHJLVWHUV?WR?D?OLQNHG?OLVW?FDOOHG?WKH?&DSDELOLWLHV?/LVW???7KLV?RSWLRQDO?GDWD
VWUXFWXUH?LV?LQGLFDWHG?LQ?WKH?3&,?6WDWXV?5HJLVWHU?E\?VHWWLQJ?WKH?&DSDELOLWLHV?/LVW?ELW??ELW???
WR?LQGLFDWH?WKDW?WKH?&DSDELOLWLHV?3RLQWHU?LV?ORFDWHG?DW?RIIVHW???K???7KLV?UHJLVWHU?SRLQWV?WR
WKH?ILUVW?LWHP?LQ?WKH?OLVW?RI?FDSDELOLWLHV?
(DFK?FDSDELOLW\?LQ?WKH?OLVW?FRQVLVWV?RI?DQ???ELW?,’?ILHOG?DVVLJQHG?E\?WKH?3&,?6,*??DQ???ELW
SRLQWHU?LQ?FRQILJXUDWLRQ?VSDFH?WR?WKH?QH[W?FDSDELOLW\??DQG?VRPH?QXPEHU?RI?DGGLWLRQDO
UHJLVWHUV?LPPHGLDWHO\?IROORZLQJ?WKH?SRLQWHU?WR?LPSOHPHQW?WKDW?FDSDELOLW\???(DFK?FDSDELOLW\
PXVW?EH?’:25’?DOLJQHG???7KH?ERWWRP?WZR?ELWV?RI?DOO?SRLQWHUV??LQFOXGLQJ?WKH?LQLWLDO
SRLQWHU?DW???K??DUH?UHVHUYHG?DQG?PXVW?EH?LPSOHPHQWHG?DV???E?DOWKRXJK?VRIWZDUH?PXVW
PDVN?WKHP?WR?DOORZ?IRU?IXWXUH?XVHV?RI?WKHVH?ELWV???$?SRLQWHU?YDOXH?RI???K?LV?XVHG?WR
LQGLFDWH?WKH?ODVW?FDSDELOLW\?LQ?WKH?OLVW???)LJXUH??????VKRZV?KRZ?WKLV?OLVW?LV?FRQVWUXFWHG?
)LJXUH????????([DPSOH?&DSDELOLWLHV?/LVW
(DFK?GHILQHG?FDSDELOLW\?PXVW?KDYH?D?6,*?DVVLJQHG?,’?FRGH??7KHVH?FRGHV?DUH?DVVLJQHG?DQG
KDQGOHG?PXFK?OLNH?WKH?&ODVV?&RGHV???5HIHU?WR?$SSHQGL[?+?IRU?D?OLVW?RI?FXUUHQWO\?GHILQHG
&DSDELOLWLHV???(DFK?&DSDELOLW\?PXVW?GHILQH?WKH?GHWDLOHG?UHJLVWHU?PDS?IRU?WKDW?FDSDELOLW\?
7KHVH?UHJLVWHUV?PXVW?LPPHGLDWHO\?IROORZ?WKH?SRLQWHU?WR?WKH?QH[W?FDSDELOLW\?
Revision 2.2
214
6.8. Message Signaled Interrupts
0HVVDJH?6LJQDOHG?,QWHUUXSWV??06,??LV?DQ?RSWLRQDO?IHDWXUH?WKDW?HQDEOHV?D?GHYLFH?WR?UHTXHVW
VHUYLFH?E\?ZULWLQJ?D?V\VWHP?VSHFLILHG?PHVVDJH?WR?D?V\VWHP?VSHFLILHG?DGGUHVV??3&,
’:25’?PHPRU\?ZULWH?WUDQVDFWLRQ????7KH?WUDQVDFWLRQ?DGGUHVV?VSHFLILHV?WKH?PHVVDJH
GHVWLQDWLRQ?DQG?WKH?WUDQVDFWLRQ?GDWD?VSHFLILHV?WKH?PHVVDJH???6\VWHP?VRIWZDUH?LQLWLDOL]HV
WKH?PHVVDJH?GHVWLQDWLRQ?DQG?PHVVDJH?GXULQJ?GHYLFH?FRQILJXUDWLRQ??DOORFDWLQJ?RQH?RU?PRUH
QRQ?VKDUHG?PHVVDJHV?WR?HDFK?06,?FDSDEOH?IXQFWLRQ?
6LQFH?WKH?WDUJHW?RI?WKH?WUDQVDFWLRQ?FDQQRW?GLVWLQJXLVK?EHWZHHQ?DQ?06,?ZULWH?WUDQVDFWLRQ
DQG?DQ\?RWKHU?ZULWH?WUDQVDFWLRQ??DOO?WUDQVDFWLRQ?WHUPLQDWLRQ?FRQGLWLRQV?DUH?VXSSRUWHG?
7KHUHIRUH??D?06,?ZULWH?WUDQVDFWLRQ?FDQ?EH?WHUPLQDWHG?ZLWK?D?5HWU\??0DVWHU?$ERUW??7DUJHW?
$ERUW??RU?QRUPDO?FRPSOHWLRQ??UHIHU?WR?6HFWLRQ???????????
,W?LV?UHFRPPHQGHG?WKDW?GHYLFHV?LPSOHPHQW?LQWHUUXSW?SLQV?WR?SURYLGH?FRPSDWLELOLW\?LQ
V\VWHPV?WKDW?GR?QRW?VXSSRUW?06,??GHYLFHV?GHIDXOW?WR?LQWHUUXSW?SLQV????+RZHYHU??LW?LV
H[SHFWHG?WKDW?WKH?QHHG?IRU?LQWHUUXSW?SLQV?ZLOO?GLPLQLVK?RYHU?WLPH???’HYLFHV?WKDW?GR?QRW
VXSSRUW?LQWHUUXSW?SLQV?GXH?WR?SLQ?FRQVWUDLQWV??UHO\?RQ?SROOLQJ?IRU?GHYLFH?VHUYLFH??PD\
LPSOHPHQW?PHVVDJHV?WR?LQFUHDVH?SHUIRUPDQFH?ZLWKRXW?DGGLQJ?DGGLWLRQDO?SLQV???7KHUHIRUH?
V\VWHP?FRQILJXUDWLRQ?VRIWZDUH?PXVW?QRW?DVVXPH?WKDW?D?PHVVDJH?FDSDEOH?GHYLFH?KDV?DQ
LQWHUUXSW?SLQ?
,QWHUUXSW?ODWHQF\??WKH?WLPH?IURP?LQWHUUXSW?VLJQDOLQJ?WR?LQWHUUXSW?VHUYLFLQJ??LV?V\VWHP
GHSHQGHQW???&RQVLVWHQW?ZLWK?FXUUHQW?LQWHUUXSW?DUFKLWHFWXUHV??PHVVDJH?VLJQDOHG?LQWHUUXSWV
GR?QRW?SURYLGH?LQWHUUXSW?ODWHQF\?WLPH?JXDUDQWHHV?
6.8.1. Message Capability Structure
7KH?FDSDELOLWLHV?PHFKDQLVP??UHIHU?WR?6HFWLRQ???????LV?XVHG?WR?LGHQWLI\?DQG?FRQILJXUH?D
06,?FDSDEOH?GHYLFH???7KH?PHVVDJH?FDSDELOLW\?VWUXFWXUH?LV?LOOXVWUDWHG?LQ?)LJXUH????????(DFK
GHYLFH?IXQFWLRQ?WKDW?VXSSRUWV?06,??LQ?D?PXOWL?IXQFWLRQ?GHYLFH??PXVW?LPSOHPHQW?LWV?RZQ
06,?FDSDELOLW\?VWUXFWXUH???0RUH?WKHQ?RQH?06,?FDSDELOLW\?VWUXFWXUH?SHU?IXQFWLRQ?LV
SURKLELWHG?
&DSDELOLW\?3RLQWHU
&DSDELOLW\?3RLQWHU?????K
&DSDELOLW\?3RLQWHU?????K
???????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
?????????????0HVVDJH?&RQWURO????????????????????1H[W?3RLQWHU??????&DSDELOLW\?,'
0HVVDJH?$GGUHVV
0HVVDJH?'DWD
&DSDELOLW\?3RLQWHU
&DSDELOLW\?3RLQWHU?????K
&DSDELOLW\?3RLQWHU?????K
&DSDELOLW\?3RLQWHU????&K
????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
???????????0HVVDJH?&RQWURO?????????????????????1H[W?3RLQWHU??????&DSDELOLW\?,'
0HVVDJH?$GGUHVV
0HVVDJH?'DWD
0HVVDJH?8SSHU?$GGUHVV
&DSDELOLW\?6WUXFWXUH?IRU????ELW?0HVVDJH?$GGUHVV
&DSDELOLW\?6WUXFWXUH?IRU????ELW?0HVVDJH?$GGUHVV
)LJXUH????????0HVVDJH?6LJQDOHG?,QWHUUXSW?&DSDELOLW\?6WUXFWXUH
Revision 2.2
215
7R?UHTXHVW?VHUYLFH??DQ?06,?IXQFWLRQ?ZULWHV?WKH?FRQWHQWV?RI?WKH?0HVVDJH?’DWD?UHJLVWHU?WR
WKH?DGGUHVV?VSHFLILHG?E\?WKH?FRQWHQWV?RI?WKH?0HVVDJH?$GGUHVV?UHJLVWHU??DQG??RSWLRQDOO\?
WKH?0HVVDJH?8SSHU?$GGUHVV?UHJLVWHU?IRU?D????ELW?PHVVDJH?DGGUHVV????$?UHDG?RI?WKH?DGGUHVV
VSHFLILHG?E\?WKH?FRQWHQWV?RI?WKH?0HVVDJH?$GGUHVV?UHJLVWHU?SURGXFHV?XQGHILQHG?UHVXOWV?
7KH?FDSDELOLW\?VWUXFWXUH?IRU?D????ELW?PHVVDJH?DGGUHVV??LOOXVWUDWHG?LQ?)LJXUH???????LV
LPSOHPHQWHG?LI?WKH?IXQFWLRQ?VXSSRUWV?D????ELW?PHVVDJH?DGGUHVV???7KH?FDSDELOLW\?VWUXFWXUH
IRU?D????ELW?PHVVDJH?DGGUHVV??LOOXVWUDWHG?LQ?)LJXUH???????LV?LPSOHPHQWHG?LI?WKH?IXQFWLRQ
VXSSRUWV?D????ELW?PHVVDJH?DGGUHVV???,I?D?GHYLFH?VXSSRUWV?06,?DQG?WKH?GHYLFH?VXSSRUWV
???ELW?DGGUHVVLQJ??’$&??ZKHQ?DFWLQJ?DV?D?PDVWHU??WKH?GHYLFH?LV?UHTXLUHG?WR?LPSOHPHQW?WKH
???ELW?PHVVDJH?DGGUHVV?VWUXFWXUH?
7KH?PHVVDJH?FRQWURO?UHJLVWHU?LQGLFDWHV?WKH?IXQFWLRQ¶V?FDSDELOLWLHV?DQG?SURYLGHV?V\VWHP
VRIWZDUH?FRQWURO?RYHU?06,?
(DFK?ILHOG?LV?IXUWKHU?GHVFULEHG?LQ?WKH?IROORZLQJ?VXE?VHFWLRQV???5HVHUYHG?UHJLVWHUV?DQG?ELWV
DOZD\V?UHWXUQ???ZKHQ?UHDG?DQG?ZULWH?RSHUDWLRQV?KDYH?QR?HIIHFW???5HDG?RQO\?UHJLVWHUV
UHWXUQ?YDOLG?GDWD?ZKHQ?UHDG?DQG?ZULWH?RSHUDWLRQV?KDYH?QR?HIIHFW?
6.8.1.1. Capability ID
7::0 CAP_ID The value of 05h in this field identifies the function as
message signaled interrupt capable. This field is
read only.
6.8.1.2. Next Pointer
7::0 NXT_PTR Pointer to the next item in the capabilities list. Must
be NULL for the final item in the list. This field is read
only .
6.8.1.3. Message Control
7KLV?UHJLVWHU?SURYLGHV?V\VWHP?VRIWZDUH?FRQWURO?RYHU?06,???$IWHU?UHVHW??06,?LV?GLVDEOHG
?ELW???LV?FOHDUHG??DQG?WKH?IXQFWLRQ?UHTXHVWV?VHUYLFLQJ?YLD?LWV?INTx#?SLQ??LI?VXSSRUWHG??
6\VWHP?VRIWZDUH?FDQ?HQDEOH?06,?E\?VHWWLQJ?ELW???RI?WKLV?UHJLVWHU???6\VWHP?VRIWZDUH?LV
SHUPLWWHG?WR?PRGLI\?WKH?0HVVDJH?&RQWURO?UHJLVWHU¶V?UHDG?ZULWH?ELWV?DQG?ILHOGV???$?GHYLFH
GULYHU?LV?QRW?SHUPLWWHG?WR?PRGLI\?WKH?0HVVDJH?&RQWURO?UHJLVWHU¶V?UHDG?ZULWH?ELWV?DQG
ILHOGV?
Bits Field Description
15::08 Reserved
Always returns 0 on a read and a write operation has
no effect.
7 64 bit address
capable
If 1, the function is capable of generating a 64-bit
message address.
If 0, the function is not capable of generating a 64-bit
message address.
This bit is read only.
Revision 2.2
216
Bits Field Description
6::4 Multiple Message
Enable
System software writes to this field to indicate the
number of allocated messages (equal to or less than
the number of requested messages). The number of
allocated messages is aligned to a power of two. If a
function requests four messages (indicated by a
Multiple Message Capable encoding of “010”), system
software can allocate either four, two, or one
message by writing a “010”, “001, or “000” to this
field, respectively. When MSI is enabled, a device will
be allocated at least 1 message. The encoding is
defined as:
Encoding # of messages allocated
000 1
001 2
010 4
011 8
100 16
101 32
110 Reserved
111 Reserved
This field’s state after reset is “000”.
This field is read/write .
3::1 Multiple Message
Capable
System software reads this field to determine the
number of requested messages. The number of
requested messages must be aligned to a power of
two (if a function requires three messages, it requests
four by initializing this field to “010”). The encoding is
defined as:
Encoding # of messages requested
000 1
001 2
010 4
011 8
100 16
101 32
110 Reserved
111 Reserved
This field is read/only.
Revision 2.2
217
Bits Field Description
0 MSI Enable
If 1, the function is permitted to use MSI to request
service and is prohibited from using its INTx# pin (if
implemented). System configuration software sets
this bit to enable MSI. A device driver is prohibited
from writing this bit to mask a function’s service
request.
If 0, the function is prohibited from using MSI to
request service.
This bit’s state after reset is 0 (MSI is disabled).
This bit is read/write.
6.8.1.4. Message Address
Bits Field Description
31::02 Message
Address
System-specified message address.
If the Message Enable bit (bit 0 of the Message
Control register) is set, the contents of this register
specify the DWORD aligned address (AD[31::02]) for
the MSI memory write transaction. AD[1::0] are
driven to zero during the address phase.
This field is read/write.
01::00 Reserved Always returns 0 on read. Write operations have no
effect.
6.8.1.5. Message Upper Address (Optional)
Bits Field Description
31::00 Message Upper
Address
System-specified message upper address.
This register is optional and is implemented only if the
device supports a 64-bit message address (bit 7 in
Message Control register set) 49 . If the Message
Enable bit (bit 0 of the Message Control register) is
set, the contents of this register (if non-zero) specify
the upper 32-bits of a 64-bit message address
(AD[63::32]). If the contents of this register are zero,
the device uses the 32 bit address specified by the
message address register.
This field is read/write .
49 This register is required when the device supports 64-bit addressing (DAC) when acting as a master.
Revision 2.2
218
6.8.1.6. Message Data
Bits Field Description
15::00 Message Data System-specified message.
Each MSI function is allocated up to 32 unique
messages.
System architecture specifies the number of unique
messages supported by the system.
If the Message Enable bit (bit 0 of the Message
Control register) is set, the message data is driven
onto the lower word (AD[15::00]) of the memory write
transaction’s data phase. AD[31::16] are driven to
zero during the memory write transaction’s data
phase. C/BE[3::0]# are asserted during the data
phase of the memory write transaction.
The Multiple Message Enable field (bits 6-4 of the
Message Control register) defines the number of low
order message data bits the function is permitted to
modify to generate its system software allocated
messages. For example, a Multiple Message Enable
encoding of “010” indicates the function has been
allocated four messages and is permitted to modify
message data bits 1 and 0 (a function modifies the
lower message data bits to generate the allocated
number of messages). If the Multiple Message
Enable field is “000”, the function is not permitted to
modify the message data.
This field is read/write .
6.8.2. MSI Operation
$W?FRQILJXUDWLRQ?WLPH??V\VWHP?VRIWZDUH?WUDYHUVHV?WKH?IXQFWLRQ¶V?FDSDELOLW\?OLVW???,I?D
FDSDELOLW\?,’?RI???K?LV?IRXQG??WKH?IXQFWLRQ?LPSOHPHQWV?06,???6\VWHP?VRIWZDUH?UHDGV?WKH
06,?FDSDELOLW\?VWUXFWXUH¶V?0HVVDJH?&RQWURO?UHJLVWHU?WR?GHWHUPLQH?WKH?IXQFWLRQ¶V
FDSDELOLWLHV?
6\VWHP?VRIWZDUH?UHDGV?WKH?0XOWLSOH?0HVVDJH?&DSDEOH?ILHOG??ELWV?????RI?WKH?0HVVDJH
&RQWURO?UHJLVWHU??WR?GHWHUPLQH?WKH?QXPEHU?RI?UHTXHVWHG?PHVVDJHV???6\VWHP?VRIWZDUH
ZULWHV?WR?WKH?0XOWLSOH?0HVVDJH?(QDEOH?ILHOG??ELWV?????RI?WKH?0HVVDJH?&RQWURO?UHJLVWHU??WR
DOORFDWH?HLWKHU?DOO?RU?D?VXEVHW?RI?WKH?UHTXHVWHG?PHVVDJHV???)RU?H[DPSOH??D?IXQFWLRQ?FDQ
UHTXHVW?IRXU?PHVVDJHV?DQG?EH?DOORFDWHG?HLWKHU?IRXU??WZR??RU?RQH?PHVVDJH???7KH?QXPEHU?RI
PHVVDJHV?UHTXHVWHG?DQG?DOORFDWHG?DUH?DOLJQHG?WR?D?SRZHU?RI?WZR??D?IXQFWLRQ?WKDW?UHTXLUHV
WKUHH?PHVVDJHV?PXVW?UHTXHVW?IRXU??
,I?WKH????ELW?$GGUHVV?&DSDEOH?ELW??ELW???RI?WKH?0HVVDJH?&RQWURO?UHJLVWHU??LV?VHW??V\VWHP
VRIWZDUH?LQLWLDOL]HV?WKH?06,?FDSDELOLW\?VWUXFWXUH¶V?0HVVDJH?$GGUHVV?UHJLVWHU??VSHFLI\LQJ
WKH?ORZHU????ELWV?RI?WKH?PHVVDJH?DGGUHVV??DQG?WKH?0HVVDJH?8SSHU?$GGUHVV?UHJLVWHU
?VSHFLI\LQJ?WKH?XSSHU????ELWV?RI?WKH?PHVVDJH?DGGUHVV??ZLWK?D?V\VWHP?VSHFLILHG?PHVVDJH
Revision 2.2
219
GHVWLQDWLRQ?DGGUHVV???6\VWHP?VRIWZDUH?PD\?SURJUDP?WKH?0HVVDJH?8SSHU?$GGUHVV?UHJLVWHU
WR?]HUR?VR?WKDW?WKH?IXQFWLRQ?JHQHUDWHV?D????ELW?DGGUHVV?IRU?WKH?06,?ZULWH?WUDQVDFWLRQ???,I
WKLV?ELW?LV?FOHDU??V\VWHP?VRIWZDUH?LQLWLDOL]HV?WKH?06,?FDSDELOLW\?VWUXFWXUH¶V?0HVVDJH
$GGUHVV?UHJLVWHU??VSHFLI\LQJ?D????ELW?PHVVDJH?DGGUHVV??ZLWK?D?V\VWHP?VSHFLILHG?PHVVDJH
GHVWLQDWLRQ?DGGUHVV?
6\VWHP?VRIWZDUH?LQLWLDOL]HV?WKH?06,?FDSDELOLW\?VWUXFWXUH¶V?0HVVDJH?’DWD?UHJLVWHU?ZLWK?D
V\VWHP?VSHFLILHG?PHVVDJH???&DUH?PXVW?EH?WDNHQ?WR?LQLWLDOL]H?RQO\?WKH?0HVVDJH?’DWD
UHJLVWHU??L?H???D???E\WH?YDOXH??DQG?QRW?PRGLI\?WKH?XSSHU?WZR?E\WHV?RI?WKDW?’:25’
ORFDWLRQ?
7R?PDLQWDLQ?EDFNZDUG?FRPSDWLELOLW\??WKH?06,?(QDEOH?ELW??ELW???RI?WKH?0HVVDJH?&RQWURO
UHJLVWHU??LV?FOHDUHG?DIWHU?UHVHW??06,?LV?GLVDEOHG????6\VWHP?FRQILJXUDWLRQ?VRIWZDUH?VHWV?WKLV
ELW?WR?HQDEOH?06,???$?GHYLFH?GULYHU?LV?SURKLELWHG?IURP?ZULWLQJ?WKLV?ELW?WR?PDVN?D
IXQFWLRQ¶V?VHUYLFH?UHTXHVW???2QFH?HQDEOHG??D?IXQFWLRQ?LV?SURKLELWHG?IURP?XVLQJ?LWV?INTx#
SLQ??LI?LPSOHPHQWHG??WR?UHTXHVW?VHUYLFH??06,?DQG?INTx#?DUH?PXWXDOO\?H[FOXVLYH??
2QFH?06,?LV?HQDEOHG??ELW???RI?WKH?0HVVDJH?&RQWURO?5HJLVWHU?LV?VHW???WKH?IXQFWLRQ?PD\
VHQG?PHVVDJHV???7R?VHQG?D?PHVVDJH??D?IXQFWLRQ?GRHV?D?’:25’?PHPRU\?ZULWH?WR?WKH
DGGUHVV?VSHFLILHG?E\?WKH?FRQWHQWV?RI?WKH?0HVVDJH?$GGUHVV?UHJLVWHU??DQG?RSWLRQDOO\?WKH
0HVVDJH?8SSHU?$GGUHVV?UHJLVWHU?IRU?D????ELW?PHVVDJH?DGGUHVV????7KH?’:25’?WKDW?LV
ZULWWHQ?LV?PDGH?XS?RI?WKH?YDOXH?LQ?WKH?0HVVDJH?’DWD?UHJLVWHU?LQ?WKH?ORZHU?WZR?E\WHV?DQG
]HURHV?LQ?WKH?XSSHU?WZR?E\WHV???,I?WKH?0XOWLSOH?0HVVDJH?(QDEOH?ILHOG??ELWV?????RI?WKH
0HVVDJH?&RQWURO?UHJLVWHU??LV?QRQ?]HUR??WKH?GHYLFH?LV?SHUPLWWHG?WR?PRGLI\?WKH?ORZ?RUGHU
ELWV?RI?WKH?PHVVDJH?GDWD?WR?JHQHUDWH?PXOWLSOH?PHVVDJHV???)RU?H[DPSOH??D?0XOWLSOH
0HVVDJH?(QDEOH?HQFRGLQJ?RI?‡???·?LQGLFDWHV?WKH?IXQFWLRQ?LV?SHUPLWWHG?WR?PRGLI\?PHVVDJH
GDWD?ELWV???DQG???WR?JHQHUDWH?XS?WR?IRXU?XQLTXH?PHVVDJHV???,I?WKH?0XOWLSOH?0HVVDJH?(QDEOH
ILHOG?LV?‡???·??WKH?IXQFWLRQ?LV?QRW?SHUPLWWHG?WR?PRGLI\?WKH?PHVVDJH?GDWD???+RZ?D?IXQFWLRQ
XVHV?PXOWLSOH?PHVVDJHV??ZKHQ?DOORFDWHG??LV?GHYLFH?GHSHQGHQW???$?IXQFWLRQ?PXVW?KDQGOH
EHLQJ?DOORFDWHG?OHVV?PHVVDJHV?WKDQ?UHTXHVWHG?
,I?D?GHYLFH?VLJQDOV?WKH?VDPH?PHVVDJH?PDQ\?WLPHV??RQO\?RQH?PHVVDJH?LV?JXDUDQWHHG?WR?EH
VHUYLFHG???,I?DOO?PHVVDJHV?PXVW?EH?VHUYLFHG??D?GHYLFH?GULYHU?KDQGVKDNH?LV?UHTXLUHG???,Q
RWKHU?ZRUGV??RQFH?D?IXQFWLRQ?VLJQDOV?0HVVDJH?$??LW?FDQQRW?VLJQDO?0HVVDJH?$?DJDLQ?XQWLO?LW
LV?H[SOLFLWO\?HQDEOHG?WR?GR?VR?E\?LWV?GHYLFH?GULYHU??SURYLGHG?DOO?PHVVDJHV?PXVW?EH
VHUYLFHG????,I?VRPH?PHVVDJHV?FDQ?EH?ORVW??D?GHYLFH?GULYHU?KDQGVKDNH?LV?QRW?UHTXLUHG???)RU
IXQFWLRQV?WKDW?VXSSRUW?PXOWLSOH?PHVVDJHV??D?IXQFWLRQ?FDQ?VLJQDO?PXOWLSOH?XQLTXH?PHVVDJHV
DQG?LV?JXDUDQWHHG?WKDW?HDFK?XQLTXH?PHVVDJH?ZLOO?EH?VHUYLFHG???)RU?H[DPSOH??D?GHYLFH?FDQ
VLJQDO?0HVVDJH?$?IROORZHG?E\?0HVVDJH?%?ZLWKRXW?DQ\?GHYLFH?GULYHU?KDQGVKDNH??ERWK
0HVVDJH?$?DQG?0HVVDJH?%?ZLOO?EH?VHUYLFHG??
$Q?06,?LV?E\?GHILQLWLRQ?D?QRQ?VKDUHG?LQWHUUXSW?WKDW?HQIRUFHV?GDWD?FRQVLVWHQF\??HQVXUHV
WKH?LQWHUUXSW?VHUYLFH?URXWLQH?DFFHVVHV?WKH?PRVW?UHFHQW?GDWD????7KH?V\VWHP?JXDUDQWHHV?WKDW
DQ\?GDWD?ZULWWHQ?E\?WKH?GHYLFH?SULRU?WR?VHQGLQJ?WKH?06,?KDV?UHDFKHG?LWV?ILQDO?GHVWLQDWLRQ
EHIRUH?WKH?LQWHUUXSW?VHUYLFH?URXWLQH?DFFHVVHV?WKDW?GDWD???7KHUHIRUH??D?GHYLFH?GULYHU?LV?QRW
UHTXLUHG?WR?UHDG?LWV?GHYLFH?EHIRUH?VHUYLFLQJ?LWV?06,?
Revision 2.2
220
6.8.2.1. MSI Transaction Termination
7KH?WDUJHW?RI?DQ?06,?FDQQRW?GLVWLQJXLVK?EHWZHHQ?DQ?06,?ZULWH?WUDQVDFWLRQ?DQG?DQ\?RWKHU
PHPRU\?ZULWH?WUDQVDFWLRQ???7KH?WHUPLQDWLRQ?UHTXLUHPHQWV?IRU?DQ?06,?DUH?WKH?VDPH?DV?IRU
DQ\?RWKHU?PHPRU\?ZULWH?WUDQVDFWLRQ?H[FHSW?DV?QRWHG?EHORZ?
,I?WKH?06,?ZULWH?WUDQVDFWLRQ?LV?WHUPLQDWHG?ZLWK?D?0DVWHU?$ERUW?RU?D?7DUJHW?$ERUW??WKH
PDVWHU?WKDW?RULJLQDWHG?WKH?06,?ZULWH?WUDQVDFWLRQ?LV?UHTXLUHG?WR?UHSRUW?WKH?HUURU?E\
DVVHUWLQJ?SERR#??LI?ELW???LQ?WKH?&RPPDQG?UHJLVWHU?LV?VHW??DQG?WR?VHW?WKH?DSSURSULDWH?ELWV
LQ?WKH?6WDWXV?UHJLVWHU??UHIHU?WR?6HFWLRQ?????????????7KH?06,?ZULWH?WUDQVDFWLRQ?LV?LJQRUHG?E\
WKH?WDUJHW?LI?LW?LV?WHUPLQDWHG?ZLWK?D?0DVWHU?$ERUW?RU?7DUJHW?$ERUW?
If the MSI write transaction results in a data parity error, the master that originated the
MSI write transaction is required to assert SERR# (if bit 8 in the Command register is
set) and to set the appropriated bits in the Status register (refer to Section 3.7.4.).
6.8.2.2. MSI Transaction Reception and Ordering Requirements
$V?ZLWK?DOO?PHPRU\?ZULWH?WUDQVDFWLRQV??WKH?GHYLFH?WKDW?LQFOXGHV?WKH?WDUJHW?RI?WKH?LQWHUUXSW
PHVVDJH??WKH?LQWHUUXSW?UHFHLYHU??LV?UHTXLUHG?WR?FRPSOHWH?DOO?LQWHUUXSW?PHVVDJH?WUDQVDFWLRQV
DV?D?WDUJHW?ZLWKRXW?UHTXLULQJ?RWKHU?WUDQVDFWLRQV?WR?FRPSOHWH?ILUVW?DV?D?PDVWHU????5HIHU?WR
6HFWLRQ?????????????,Q?JHQHUDO??WKLV?PHDQV?WKDW?WKH?PHVVDJH?UHFHLYHU?PXVW?FRPSOHWH?WKH
LQWHUUXSW?PHVVDJH?WUDQVDFWLRQ?LQGHSHQGHQW?RI?ZKHQ?WKH?&38?VHUYLFHV?WKH?LQWHUUXSW???)RU
H[DPSOH??HDFK?WLPH?WKH?LQWHUUXSW?UHFHLYHU?UHFHLYHV?DQ?LQWHUUXSW?PHVVDJH??LW?FRXOG?VHW?D?ELW
LQ?DQ?LQWHUQDO?UHJLVWHU?LQGLFDWLQJ?WKDW?WKLV?PHVVDJH?KDG?EHHQ?UHFHLYHG?DQG?WKHQ?FRPSOHWH
WKH?WUDQVDFWLRQ?RQ?WKH?EXV???7KH?DSSURSULDWH?LQWHUUXSW?VHUYLFH?URXWLQH?ZRXOG?ODWHU?EH
GLVSDWFKHG?EHFDXVH?WKLV?ELW?ZDV?VHW???7KH?PHVVDJH?UHFHLYHU?ZRXOG?QRW?EH?DOORZHG?WR?GHOD\
WKH?FRPSOHWLRQ?RI?WKH?LQWHUUXSW?PHVVDJH?RQ?WKH?EXV?SHQGLQJ?DFNQRZOHGJHPHQW?IURP?WKH
SURFHVVRU?WKDW?WKH?LQWHUUXSW?ZDV?EHLQJ?VHUYLFHG???6XFK?GHSHQGHQFLHV?FDQ?OHDG?WR?GHDGORFN
ZKHQ?PXOWLSOH?GHYLFHV?JHQHUDWH?LQWHUUXSW?PHVVDJHV?VLPXOWDQHRXVO\?
$OWKRXJK?LQWHUUXSW?PHVVDJHV?UHPDLQ?VWULFWO\?RUGHUHG?WKURXJKRXW?WKH?3&,?EXV?KLHUDUFK\?
WKH?RUGHU?RI?UHFHLSW?RI?WKH?LQWHUUXSW?PHVVDJHV?GRHV?QRW?JXDUDQWHH?DQ\?RUGHU?LQ?ZKLFK?WKH
LQWHUUXSWV?ZLOO?EH?VHUYLFHG???6LQFH?WKH?PHVVDJH?UHFHLYHU?PXVW?FRPSOHWH?DOO?LQWHUUXSW
PHVVDJH?WUDQVDFWLRQV?ZLWKRXW?UHJDUG?WR?ZKHQ?WKH?LQWHUUXSW?ZDV?DFWXDOO\?VHUYLFHG??WKH
PHVVDJH?UHFHLYHU?ZLOO?JHQHUDOO\?QRW?PDLQWDLQ?DQ\?LQIRUPDWLRQ?DERXW?WKH?RUGHU?LQ?ZKLFK
WKH?LQWHUUXSWV?ZHUH?UHFHLYHG???7KLV?LV?WUXH?ERWK?RI?LQWHUUXSW?PHVVDJHV?UHFHLYHG?IURP
GLIIHUHQW?GHYLFHV??DQG?PXOWLSOH?PHVVDJHV?UHFHLYHG?IURP?WKH?VDPH?GHYLFH???,I?D?GHYLFH
UHTXLUHV?RQH?LQWHUUXSW?PHVVDJH?WR?EH?VHUYLFHG?EHIRUH?DQRWKHU??WKHQ?WKH?GHYLFH?PXVW?QRW
VHQG?WKH?VHFRQG?LQWHUUXSW?PHVVDJH?XQWLO?WKH?ILUVW?RQH?KDV?EHHQ?VHUYLFHG?
Revision 2.2
221
Chapter 7
66 MHz PCI Specification
7.1. Introduction
7KH????0+]?3&,?EXV?LV?D?FRPSDWLEOH?VXSHUVHW?RI?3&,?GHILQHG?WR?RSHUDWH?XS?WR?D
PD[LPXP?FORFN?VSHHG?RI????0+]??7KH????0+]?3&,?EXV?LV?LQWHQGHG?WR?EH?XVHG?E\?ORZ
ODWHQF\??KLJK?EDQGZLGWK?EULGJHV??DQG?SHULSKHUDOV???6\VWHPV?PD\?DXJPHQW?WKH????0+]
3&,?EXV?ZLWK?D?VHSDUDWH????0+]?3&,?EXV?WR?KDQGOH?ORZHU?VSHHG?SHULSKHUDOV?
’LIIHUHQFHV?EHWZHHQ????0+]?3&,?DQG????0+]?3&,?DUH?PLQLPDO???%RWK?VKDUH?WKH?VDPH
SURWRFRO??VLJQDO?GHILQLWLRQV??DQG?FRQQHFWRU?OD\RXW???7R?LGHQWLI\????0+]?3&,?GHYLFHV??RQH
VWDWLF?VLJQDO?LV?DGGHG?E\?UHGHILQLQJ?DQ?H[LVWLQJ?JURXQG?SLQ??DQG?RQH?ELW?LV?DGGHG?WR?WKH
&RQILJXUDWLRQ?6WDWXV?UHJLVWHU???%XV?GULYHUV?IRU?WKH????0+]?3&,?EXV?PHHW?WKH?VDPH?’&
FKDUDFWHULVWLFV?DQG?$&?GULYH?SRLQW?OLPLWV?DV????0+]?3&,?EXV?GULYHUV??KRZHYHU?????0+]
3&,?UHTXLUHV?IDVWHU?WLPLQJ?SDUDPHWHUV?DQG?UHGHILQHG?PHDVXUHPHQW?FRQGLWLRQV???$V?D
UHVXOW?????0+]?3&,?EXVHV?PD\?VXSSRUW?VPDOOHU?ORDGLQJ?DQG?WUDFH?OHQJWKV?
$????0+]?3&,?GHYLFH?RSHUDWHV?DV?D????0+]?3&,?GHYLFH?ZKHQ?LW?LV?FRQQHFWHG?WR?D
???0+]?3&,?EXV???6LPLODUO\??LI?DQ\????0+]?3&,?GHYLFHV?DUH?FRQQHFWHG?WR?D????0+]?3&,
EXV??WKH????0+]?3&,?EXV?ZLOO?RSHUDWH?DV?D????0+]?3&,?EXV?
7KH?SURJUDPPLQJ?PRGHOV?IRU????0+]?3&,?DQG????0+]?3&,?DUH?WKH?VDPH??LQFOXGLQJ
FRQILJXUDWLRQ?KHDGHUV?DQG?FODVV?W\SHV???$JHQWV?DQG?EULGJHV?LQFOXGH?D????0+]?3&,?VWDWXV
ELW?
7.2. 6FRSH
7KLV?FKDSWHU?GHILQHV?DVSHFWV?RI????0+]?3&,?WKDW?GLIIHU?IURP?WKRVH?GHILQHG?HOVHZKHUH?LQ
WKLV?GRFXPHQW??LQFOXGLQJ?LQIRUPDWLRQ?RQ?GHYLFH?DQG?EULGJH?VXSSRUW???7KLV?FKDSWHU?ZLOO?QRW
UHSHDW?LQIRUPDWLRQ?GHILQHG?HOVHZKHUH?
Revision 2.2
222
7.3. Device Implementation Considerations
7.3.1. Configuration Space
,GHQWLILFDWLRQ?RI?D????0+]?3&,?FRPSOLDQW?GHYLFH?LV?DFFRPSOLVKHG?WKURXJK?WKH?XVH?RI?WKH
UHDG?RQO\???0+=B&$3$%/(?IODJ?ORFDWHG?LQ?ELW???RI?WKH?3&,?6WDWXV?UHJLVWHU???VHH
)LJXUH????????,I?VHW??WKLV?ELW?VLJQLILHV?WKDW?WKH?GHYLFH?LV?FDSDEOH?RI?RSHUDWLQJ?LQ????0+]
PRGH?
7.4. Agent Architecture
$????0+]?3&,?DJHQW?LV?GHILQHG?DV?D?3&,?DJHQW?FDSDEOH?RI?VXSSRUWLQJ????0+]?3&,?
$OO????0+]?3&,?DJHQWV?PXVW?VXSSRUW?D?UHDG?RQO\???0+=B&$3$%/(?IODJ?ORFDWHG?LQ
ELW???RI?WKH?3&,?6WDWXV?UHJLVWHU?IRU?WKDW?DJHQW???,I?VHW??WKH???0+=B&$3$%/(?ELW?VLJQLILHV
WKDW?WKH?DJHQW?FDQ?RSHUDWH?LQ????0+]?3&,?PRGH? ??
7.5. Protocol
7.5.1. 66MHZ_ENABLE (M66EN) Pin Definition
3LQ???%?RQ?WKH?3&,?FRQQHFWRU?LV?GHVLJQDWHG?M66EN???([SDQVLRQ?ERDUGV?DQG?EXV
VHJPHQWV?QRW?FDSDEOH?RI?RSHUDWLRQ?LQ????0+]?PRGH?PXVW?FRQQHFW?WKLV?SLQ?WR?JURXQG???$
???0+]?3&,?SODQDU?VHJPHQW?PXVW?SURYLGH?D?VLQJOH?SXOOXS?UHVLVWRU?WR?9 FF ?RQ?WKH?M66EN
SLQ???5HIHU?WR?6HFWLRQ????????IRU?WKH?DSSURSULDWH?SXOOXS?YDOXH???M66EN?LV?EXVHG?WR?DOO???
0+]?3&,?FRQQHFWRUV?DQG?SODQDU?RQO\????0+]?3&,?FRPSRQHQWV?WKDW?LQFOXGH?WKH?M66EN
SLQ???7KH????0+]?3&,?FORFN?JHQHUDWLRQ?FLUFXLWU\?PXVW?FRQQHFW?WR?M66EN?WR?JHQHUDWH?WKH
DSSURSULDWH?FORFN?IRU?WKH?VHJPHQW?????WR????0+]?LI?M66EN?LV?DVVHUWHG????WR????0+]?LI
M66EN?LV?GHDVVHUWHG??
,I?D????0+]?3&,?DJHQW?UHTXLUHV?FORFN?VSHHG?LQIRUPDWLRQ??IRU?H[DPSOH??IRU?D?3//?E\SDVV??
LW?LV?SHUPLWWHG?WR?XVH?M66EN?DV?DQ?LQSXW???,I?D????0+]?3&,?DJHQW?FDQ?UXQ?ZLWKRXW?DQ\
NQRZOHGJH?RI?WKH?VSHHG??LW?LV?SHUPLWWHG?WR?OHDYH?M66EN?GLVFRQQHFWHG?
50 Configuration software identifies agent capabilities by checking the 66MHZ_CAPABLE bit in the Status
register. This includes both the primary and secondary Status registers in a PCI-to-PCI bridge. This allows
configuration software to detect a 33 MHz PCI agent on a 66 MHz PCI bus or a 66 MHz PCI agent on a
33 MHz PCI bus and issue a warning to the user describing the situation.
Revision 2.2
223
7DEOH???????%XV?DQG?$JHQW?&RPELQDWLRQV
Bus
66MHZ_CAPABLE 51
Agent
66MHZ_CAPABLE Description
0 0 33 MHz PCI agent located on a
33 MHz PCI bus
0 1 66 MHz PCI agent located on a
33 MHz PCI bus 52
1 0 33 MHz PCI agent located on a
66 MHz PCI bus 52
1 1 66 MHz PCI agent located on a
66 MHz PCI bus
7.5.2. Latency
7KH????0+]?3&,?EXV?LV?LQWHQGHG?IRU?ORZ?ODWHQF\?GHYLFHV???,W?LV?UHTXLUHG?WKDW?WKH?WDUJHW
LQLWLDO?ODWHQF\?QRW?H[FHHG????FORFNV?
7.6. Electrical Specification
7.6.1. Overview
7KLV?FKDSWHU?GHILQHV?WKH?HOHFWULFDO?FKDUDFWHULVWLFV?DQG?FRQVWUDLQWV?RI????0+]?3&,
FRPSRQHQWV??V\VWHPV??DQG?H[SDQVLRQ?ERDUGV??LQFOXGLQJ?FRQQHFWRU?SLQ?DVVLJQPHQWV?
$OO?HOHFWULFDO?VSHFLILFDWLRQV?IURP?&KDSWHU???RI?WKLV?GRFXPHQW?DSSO\?WR????0+]?3&,
H[FHSW?ZKHUH?H[SOLFLWO\?VXSHUVHGHG???6SHFLILFDOO\?
• 7KH????0+]?3&,?EXV?XVHV?WKH????9?VLJQDOLQJ?HQYLURQPHQW?
• 7LPLQJ?SDUDPHWHUV?KDYH?EHHQ?VFDOHG?WR????0+]?
• $&?WHVW?ORDGLQJ?FRQGLWLRQV?KDYH?EHHQ?FKDQJHG?
51 The bus 66MHZ_CAPABLE status bit is located in a bridge’s Status registers.
52 This condition may cause the configuration software to generate a warning to the user stating that the
card is installed in an inappropriate socket and should be relocated.
Revision 2.2
224
7.6.2. Transition Roadmap to 66 MHz PCI
7KH????0+]?3&,?EXV?XWLOL]HV?WKH?3&,?EXV?SURWRFRO?????0+]?3&,?VLPSO\?KDV?D?KLJKHU
PD[LPXP?EXV?FORFN?IUHTXHQF\???%RWK????0+]?DQG????0+]?GHYLFHV?FDQ?FRH[LVW?RQ?WKH
VDPH?EXV?VHJPHQW???,Q?WKLV?FDVH??WKH?EXV?VHJPHQW?ZLOO?RSHUDWH?DV?D????0+]?VHJPHQW?
7R?HQVXUH?FRPSDWLELOLW\?????0+]?3&,?GHYLFHV?KDYH?WKH?VDPH?’&?VSHFLILFDWLRQV?DQG?$&
GULYH?SRLQW?OLPLWV?DV????0+]?3&,?GHYLFHV???+RZHYHU?????0+]?3&,?UHTXLUHV?PRGLILHG
WLPLQJ?SDUDPHWHUV?DV?GHVFULEHG?LQ?WKH?DQDO\VLV?RI?WKH?WLPLQJ?EXGJHW?VKRZQ?LQ?)LJXUH?????
T cyc ≥ T val + T prop + T skew + T su
Tval =11 ns Tprop = 10 ns Tskew = 2ns Tsu=7ns
Tval Tprop Tskew Tsu
6 ns 5 ns 1 ns 3 ns
Tcyc = 30 ns
Tcyc = 15 ns
33 MHZ
66 MHZ
)LJXUH??????????0+]?3&,?YV?????0+]?3&,?7LPLQJ
6LQFH?$&?GULYH?UHTXLUHPHQWV?DUH?WKH?VDPH?IRU????0+]?3&,?DQG????0+]?3&,??LW?LV
H[SHFWHG?WKDW????0+]?3&,?GHYLFHV?ZLOO?IXQFWLRQ?RQ????0+]?3&,?EXVHV???7KHUHIRUH?
???0+]?3&,?GHYLFHV?PXVW?PHHW?ERWK????0+]?3&,?DQG????0+]?3&,?UHTXLUHPHQWV?
7.6.3. Signaling Environment
$????0+]?3&,?SODQDU?VHJPHQW?PXVW?XVH?WKH?3&,????9?NH\HG?FRQQHFWRU???7KHUHIRUH?
???0+]?3&,?SODQDU?VHJPHQWV?DFFHSW?HLWKHU????9?RU?8QLYHUVDO?H[SDQVLRQ?ERDUGV???9
H[SDQVLRQ?ERDUGV?DUH?QRW?VXSSRUWHG?
:KLOH????0+]?3&,?EXV?GULYHUV?DUH?GHILQHG?E\?WKHLU?9?,?FXUYHV?????0+]?3&,?RXWSXW
EXIIHUV?DUH?VSHFLILHG?LQ?WHUPV?RI?WKHLU?$&?DQG?’&?GULYH?SRLQWV??WLPLQJ?SDUDPHWHUV??DQG
VOHZ?UDWH???7KH?PLQLPXP?$&?GULYH?SRLQW?GHILQHV?DQ?DFFHSWDEOH?ILUVW?VWHS?YROWDJH?DQG
PXVW?EH?UHDFKHG?ZLWKLQ?WKH?PD[LPXP?7 YDO ?WLPH???7KH?PD[LPXP?$&?GULYH?SRLQW?OLPLWV
WKH?DPRXQW?RI?RYHUVKRRW?DQG?XQGHUVKRRW?LQ?WKH?V\VWHP???7KH?’&?GULYH?SRLQW?VSHFLILHV
VWHDG\?VWDWH?FRQGLWLRQV???7KH?PLQLPXP?VOHZ?UDWH?DQG?WKH?WLPLQJ?SDUDPHWHUV?JXDUDQWHH
???0+]?RSHUDWLRQ???7KH?PD[LPXP?VOHZ?UDWH?PLQLPL]HV?V\VWHP?QRLVH???7KLV?PHWKRG?RI
VSHFLILFDWLRQ?SURYLGHV?D?PRUH?FRQFLVH?GHILQLWLRQ?IRU?WKH?RXWSXW?EXIIHU?
Revision 2.2
225
7.6.3.1. DC Specifications
5HIHU?WR?6HFWLRQ?????????
7.6.3.2. AC Specifications
7DEOH???????$&?6SHFLILFDWLRQV
Symbol Parameter Condition Min Max Units Notes
AC Drive Points
I oh(AC,min) Switching Current
High, minimum
V out = 0.3V cc -12V cc - mA 1
I oh(AC,max) Switching Current
High, maximum
V out = 0.7V cc - -32V cc mA
I ol(AC,min) Switching Current
Low, minimum
V out = 0.6V cc 16V cc - mA 1
I ol(AC,max) Switching
Current Low,
maximum
V out = 0.18V cc - 38V cc mA
DC Drive Points
V OH Output high
voltage
I out = -0.5 mA 0.9V cc - V 2
V OL Output low
voltage
I out = 1.5 mA - 0.1V cc V 2
Slew Rate
t r Output rise slew
rate
0.3V cc to 0.6V cc 1 4 V/ns 3
t f Output fall slew
rate
0.6V cc to 0.3V cc 1 4 V/ns 3
Clamp Current
I ch High clamp
current
V cc + 4 > V in ≥ V cc + 1 25 + (V in - V cc - 1) / 0.015 - mA
I cl Low clamp
current
-3 < V in ≤ -1 -25 + (V in + 1) / 0.015 - mA
NOTES:
1. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half
size drivers may be used on these signals. This specification does not apply to CLK and RST# which are system
outputs. "Switching Current High" specifications are not relevant to SERR#, PME#, INTA#, INTB#, INTC#, and
INTD# which are open drain outputs.
2. These DC values are duplicated from Section 4.2.2.1. and are included here for completeness.
3. This parameter is to be interpreted as the cumulative edge rate across the specified range rather than the
instantaneous rate at any point within the transition range. The specified load (see Figure 7-7) is optional. The
designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI Local Bus
Specification . However, adherence to both maximum and minimum parameters is required (the maximum is not
simply a guideline). Rise slew rate does not apply to open drain outputs.
Revision 2.2
226
7.6.3.3. Maximum AC Ratings and Device Protection
5HIHU?WR?6HFWLRQ?????????
7.6.4. Timing Specification
7.6.4.1. Clock Specification
7KH?FORFN?ZDYHIRUP?PXVW?EH?GHOLYHUHG?WR?HDFK????0+]?3&,?FRPSRQHQW?LQ?WKH?V\VWHP???,Q
WKH?FDVH?RI?H[SDQVLRQ?ERDUGV??FRPSOLDQFH?ZLWK?WKH?FORFN?VSHFLILFDWLRQ?LV?PHDVXUHG?DW?WKH
H[SDQVLRQ?ERDUG?FRPSRQHQW??QRW?DW?WKH?FRQQHFWRU???)LJXUH?????VKRZV?WKH?FORFN?ZDYHIRUP
DQG?UHTXLUHG?PHDVXUHPHQW?SRLQWV?IRU????9?VLJQDOLQJ?HQYLURQPHQWV???5HIHU?WR?LWHP???LQ
6HFWLRQ???????IRU?VSHFLDO?FRQVLGHUDWLRQV?ZKHQ?XVLQJ?3&,?WR?3&,?EULGJHV?RQ?H[SDQVLRQ
ERDUGV??RU?ZKHQ?H[SDQVLRQ?ERDUG?VORWV?DUH?ORFDWHG?GRZQVWUHDP?RI?D?3&,?WR?3&,?EULGJH?
7DEOH?????VXPPDUL]HV?WKH?FORFN?VSHFLILFDWLRQV? ??
T_high
T_low
0.3 Vcc
T_cyc
0.5 Vcc
3.3 volt Clock
0.4 Vcc
0.6 Vcc
0.2 Vcc
0.4 Vcc, p-to-p
(minimum)
)LJXUH??????????9?&ORFN?:DYHIRUP
6SUHDG?VSHFWUXP?PRGXODWLRQ?WHFKQLTXHV?DUH?SHUPLWWHG?ZLWKLQ?WKH?OLPLWV?VSHFLILHG?LQ
7DEOH?????
Revision 2.2
227
7DEOH???????&ORFN?6SHFLILFDWLRQV
66 MHz 33 MHz 4
Symbol Parameter Min Max Min Max Units Notes
T cyc CLK Cycle Time 15 30 30 ∞ ns 1,3
T high CLK High Time 6 11 ns
T low CLK Low Time 6 11 ns
- CLK Slew Rate 1.5 4 1 4 V/ns 2
Spread Spectrum Requirements
f mod modulation
frequency
30 33 - - kHz
f spread frequency
spread
-1 9 %
NOTES:
1. In general, all 66 MHz PCI components must work with any clock frequency up to 66 MHz. CLK
requirements vary depending upon whether the clock frequency is above 33 MHz.
a. Device operational parameters at frequencies at or under 33 MHz will conform to the specifications in
Chapter 4. The clock frequency may be changed at any time during the operation of the system so
long as the clock edges remain "clean" (monotonic) and the minimum cycle and high and low times
are not violated. The clock may only be stopped in a low state. A variance on this specification is
allowed for components designed for use on the system planar only. Refer to Section 4.2.3.1. for
more information.
b. For clock frequencies between 33 MHz and 66 MHz, the clock frequency may not change except
while RST# is asserted or when spread spectrum clocking (SSC) is used to reduce EMI emissions.
2. Rise and fall times are specified in terms of the edge rate measured in V/ns. This slew rate must be met
across the minimum peak-to-peak portion of the clock waveform as shown in Figure 7-2. Clock slew rate
is measured by the slew rate circuit shown in Figure 7-7.
3. The minimum clock period must not be violated for any single clock cycle; i.e., accounting for all system
jitter.
4. These values are duplicated from Section 4.2.3.1. and included here for comparison.
Implementation Note: Spread Spectrum Clocking (SSC)
6SUHDGLQJ?WKH?IUHTXHQF\?LV?RQO\?DOORZHG?EHORZ?WKH?PD[LPXP?FORFN?IUHTXHQF\?WKDW?LV
VSHFLILHG??L?H???WKH?PLQLPXP?FORFN?SHULRG?VKRZQ?LQ?7DEOH?????FDQQRW?EH?YLRODWHG????,Q
RWKHU?ZRUGV??WKH?IUHTXHQF\?FKDQJH?FDQ?RQO\?RFFXU?WR?UHGXFH?WKH?IUHTXHQF\?RI?WKH?FORFN
DQG?QHYHU?WR?LQFUHDVH?LW???:KHQ?3//V?DUH?XVHG?WR?WUDFN?CLK??WKH\?QHHG?WR?WUDFN?WKH?66&
PRGXODWLRQ?TXLFNO\?LQ?RUGHU?QRW?WR?DFFXPXODWH?H[FHVVLYH?SKDVH?GLIIHUHQFH?EHWZHHQ?WKH
3//?LQSXW?DQG?RXWSXW?FORFNV??FRPPRQO\?UHIHUUHG?WR?DV?66&?WUDFNLQJ?VNHZ????7KH?DPRXQW
RI?WUDFNLQJ?VNHZ?GHSHQGV?RQ?WKH?3//?EDQGZLGWK??SKDVH?DQJOH?DW???????N+]??DQG?WKH
DPRXQW?RI?WKH?VSUHDG???,W?LV?GHVLUDEOH?WR?PD[LPL]H?EDQGZLGWK?DQG?RU?UHGXFH?WKH?SKDVH
DQJOH?LQ?RUGHU?WR?PLQLPL]H?WKH?WUDFNLQJ?VNHZ??RWKHUZLVH??WKH?66&?IUHTXHQF\?VSUHDG?RI?WKH
V\VWHP?PXVW?EH?UHGXFHG??WKHUHE\??UHGXFLQJ?WKH?66&?(0,?UHGXFWLRQ?FDSDELOLW\?
Revision 2.2
228
7.6.4.2. Timing Parameters
7DEOH??????????0+]?DQG????0+]?7LPLQJ?3DUDPHWHUV
66 MHz 33 MHz 7
Symbol Parameter Min Max Min Max Units Notes
T val CLK to Signal Valid Delay -
bused signals
2 6 2 11 ns 1, 2,
3, 8
T val (ptp) CLK to Signal Valid Delay -
point to point signals
2 6 2 12 ns 1, 2,
3, 8
T on Float to Active Delay 2 2 ns 1, 8, 9
T off Active to Float Delay 14 28 ns 1, 9
T su Input Setup Time to CLK -
bused signals
3 7 ns 3, 4,
10
T su (ptp) Input Setup Time to CLK -
point to point signals
5 10,12 ns 3, 4
T h Input Hold Time from CLK 0 0 ns 4
T rst Reset Active Time after
power stable
1 1 ms 5
T rst-clk Reset Active Time after CLK
stable
100 100 µs 5
T rst-off Reset Active to output float
delay
40 40 ns 5, 6
t rrsu REQ64# to RST# setup time 10T cyc 10T cyc ns
t rrh RST# to REQ64# hold time 0 50 0 50 ns
T rhfa
RST# high to first
Configuration access
2
25
2
25
clocks
T rhff
RST# high to first FRAME#
assertion
5
5 clocks
NOTES:
1. See the timing measurement conditions in Figure 7-3. It is important that all driven signal transitions drive to their
V oh or V ol level within one T cyc .
2. Minimum times are measured at the package pin with the load circuit shown in Figure 7-7. Maximum times are
measured with the load circuit shown in Figures 7-5 and 7-6.
3. REQ# and GNT# are point-to-point signals and have different input setup times than do bused signals. GNT#
and REQ# have a setup of 5 ns at 66 MHz. All other signals are bused.
4. See the timing measurement conditions in Figure 7-4.
5. If M66EN is asserted, CLK is stable when it meets the requirements in Section 7.6.4.1. RST# is asserted and
deasserted asynchronously with respect to CLK. Refer to Section 4.3.2. for more information.
6. All output drivers must be floated when RST# is active. Refer to Section 4.3.2. for more information.
7. These values are duplicated from Section 4.2.3.2. and are included here for comparison.
8. When M66EN is asserted, the minimum specification for T val (min), T val (ptp)(min), and T on may be reduced to
1 ns if a mechanism is provided to guarantee a minimum value of 2 ns when M66EN is deasserted.
Revision 2.2
229
9. For purposes of Active/Float timing measurements, the Hi-Z or “off” state is defined to be when the total current
delivered through the component pin is less than or equal to the leakage current specification.
10. Setup time applies only when the device is not driving the pin. Devices cannot drive and receive signals at the
same time. Refer to Section 3.10., item 9 for additional details.
7.6.4.3. Measurement and Test Conditions
CLK
OUTPUT
DELAY
T_val
V_test
V_tfall
V_th
V_tl
T_on
Tri-State
OUTPUT
OUTPUT
DELAY
V_trise
T_val
T_off
)LJXUH???????2XWSXW?7LPLQJ?0HDVXUHPHQW?&RQGLWLRQV
INPUT
inputs
valid
V_th
V_tl
T_h
T_su
CLK
V_test
V_test
V_test V_max
V_th
V_tl
)LJXUH???????,QSXW?7LPLQJ?0HDVXUHPHQW?&RQGLWLRQV
Revision 2.2
230
7DEOH???????0HDVXUHPHQW?&RQGLWLRQ?3DUDPHWHUV
Symbol 3.3V Signaling Units Notes
V th 0.6V cc V 1
V tl 0.2V cc V 1
V test 0.4V cc V
V trise 0.285V cc V 2
V tfall 0.615V cc V 2
V max 0.4V cc V 1
Input Signal
Slew Rate
1.5 V/ns 3
NOTES:
1. The test for the 3.3V environment is done with 0.1*V cc of overdrive.
V max specifies the maximum peak-to-peak waveform allowed for
measuring input timing. Production testing may use different voltage
values but must correlate results back to these parameters.
2. V trise and V tfall are reference voltages for timing measurements only.
Developers of 66 MHz PCI systems need to design buffers that launch
enough energy into a 25 Ω transmission line so that correct input
levels are guaranteed after the first reflection.
3. Outputs will be characterized and measured at the package pin with
the load shown in Figure 7-7. Input signal slew rate will be measured
between 0.3V cc and 0.6V cc .
25 Ω
10 pF
1/2 in. max.
output
buffer
pin
)LJXUH???????7 YDO ?PD[??5LVLQJ?(GJH
25 Ω
10 pF
Vcc
1/2 in. max.
)LJXUH???????7 YDO ?PD[??)DOOLQJ?(GJH
Revision 2.2
231
1K Ω
10 pF
output
buffer
pin
1/2 in. max.
Vcc
1K Ω
)LJXUH???????7 YDO ??PLQ??DQG?6OHZ?5DWH
7.6.5. Vendor Provided Specification
5HIHU?WR?6HFWLRQ???????
7.6.6. Recommendations
7.6.6.1. Pinout Recommendations
5HIHU?WR?6HFWLRQ???????
7KH????0+]?3&,?HOHFWULFDO?VSHFLILFDWLRQ?DQG?SK\VLFDO?UHTXLUHPHQWV?PXVW?EH?PHW?
KRZHYHU??WKH?GHVLJQHU?LV?SHUPLWWHG?WR?PRGLI\?WKH?VXJJHVWHG?SLQRXW?VKRZQ?LQ?)LJXUH?????DV
UHTXLUHG?
7.6.6.2. Clocking Recommendations
7KLV?VHFWLRQ?GHVFULEHV?D?UHFRPPHQGHG?PHWKRG?IRU?URXWLQJ?WKH????0+]?3&,?FORFN?VLJQDO?
5RXWLQJ?WKH????0+]?3&,?FORFN?DV?D?SRLQW?WR?SRLQW?VLJQDO?IURP?LQGLYLGXDO?ORZ?VNHZ?FORFN
GULYHUV?WR?ERWK?SODQDU?DQG?H[SDQVLRQ?ERDUG?FRPSRQHQWV?ZLOO?JUHDWO\?UHGXFH?VLJQDO
UHIOHFWLRQ?HIIHFWV?DQG?RSWLPL]H?FORFN?VLJQDO?LQWHJULW\???7KLV??LQ?DGGLWLRQ?WR?REVHUYLQJ?WKH
SK\VLFDO?UHTXLUHPHQWV?RXWOLQHG?LQ?6HFWLRQ???????????ZLOO?PLQLPL]H?FORFN?VNHZ?
’HYHORSHUV?PXVW?SD\?FDUHIXO?DWWHQWLRQ?WR?WKH?FORFN?WUDFH?OHQJWK?OLPLWV?VWDWHG?LQ
6HFWLRQ??????????DQG?WKH?YHORFLW\?OLPLWV?LQ?6HFWLRQ???????????)LJXUH?????LOOXVWUDWHV?WKH
UHFRPPHQGHG?PHWKRG?IRU?URXWLQJ?WKH????0+]?3&,?FORFN?VLJQDO?
Revision 2.2
232
Clock Source
PCI Add-in
Connector
Add-in Board
Device C
66 MHz
66 MHz
Device B
66 MHz
Device A
)LJXUH???????5HFRPPHQGHG?&ORFN?5RXWLQJ
7.7. System (Planar) Specification
7.7.1. Clock Uncertainty
7KH?PD[LPXP?DOORZDEOH?FORFN?VNHZ?LQFOXGLQJ?MLWWHU?LV???QV???7KLV?VSHFLILFDWLRQ?DSSOLHV
QRW?RQO\?DW?D?VLQJOH?WKUHVKROG?SRLQW??EXW?DW?DOO?SRLQWV?RQ?WKH?FORFN?HGJH?WKDW?IDOO?LQ?WKH
VZLWFKLQJ?UDQJH?GHILQHG?LQ?7DEOH?????DQG?)LJXUH???????7KH?PD[LPXP?VNHZ?LV?PHDVXUHG
EHWZHHQ?DQ\?WZR?FRPSRQHQWV? ?? ?QRW?EHWZHHQ?FRQQHFWRUV???7R?FRUUHFWO\?HYDOXDWH?FORFN
VNHZ??WKH?V\VWHP?GHVLJQHU?PXVW?WDNH?LQWR?DFFRXQW?FORFN?GLVWULEXWLRQ?RQ?WKH?H[SDQVLRQ
ERDUG?DV?VSHFLILHG?LQ?6HFWLRQ?????
’HYHORSHUV?PXVW?SD\?FDUHIXO?DWWHQWLRQ?WR?WKH?FORFN?WUDFH?OHQJWK?OLPLWV?VWDWHG?LQ
6HFWLRQ??????????DQG?WKH?YHORFLW\?OLPLWV?LQ?6HFWLRQ?????????
7DEOH???????&ORFN?6NHZ?3DUDPHWHUV
Symbol 66 MHz 3.3V Signaling 33 MHz 3.3V Signaling Units
V test 0.4V cc 0.4V cc V
T skew 1 (max) 2 (max) ns
53 The system designer must address an additional source of clock skew. This clock skew occurs between
two components that have clock input trip points at opposite ends of the V il - V ih range. In certain
circumstances, this can add to the clock skew measurement as described here. In all cases, total clock skew
must be limited to the specified number.
Revision 2.2
233
CLK
(@Device #1)
CLK
(@Device #2)
V_test
V_ih
T_skew
T_skew
T_skew
V_test
V_il
V_il
V_ih
)LJXUH???????&ORFN?6NHZ?’LDJUDP
7.7.2. Reset
5HIHU?WR?6HFWLRQ???????
7.7.3. Pullups
7KH????0+]?3&,?EXV?UHTXLUHV?D?VLQJOH?SXOOXS?UHVLVWRU??VXSSOLHG?E\?WKH?SODQDU??RQ?WKH
M66EN?SLQ???5HIHU?WR?6HFWLRQ????????IRU?WKH?UHVLVWRU?YDOXH?
7.7.4. Power
7.7.4.1. Power Requirements
5HIHU?WR?6HFWLRQ?????????
7.7.4.2. Sequencing
5HIHU?WR?6HFWLRQ?????????
7.7.4.3. Decoupling
5HIHU?WR?6HFWLRQ?????????
7.7.5. System Timing Budget
:KHQ?FRPSXWLQJ?D?WRWDO????0+]?3&,?ORDG?PRGHO??GHVLJQHUV?PXVW?SD\?FDUHIXO?DWWHQWLRQ?WR
PD[LPXP?WUDFH?OHQJWK?DQG?ORDGLQJ?RI?H[SDQVLRQ?ERDUGV???5HIHU?WR?6HFWLRQ?????????$OVR?
WKH?PD[LPXP?SLQ?FDSDFLWDQFH?RI????S)?PXVW?EH?DVVXPHG?IRU?H[SDQVLRQ?ERDUGV??ZKHUHDV
WKH?DFWXDO?SLQ?FDSDFLWDQFH?PD\?EH?XVHG?IRU?SODQDU?GHYLFHV?
7KH?WRWDO?FORFN?SHULRG?FDQ?EH?GLYLGHG?LQWR?IRXU?VHJPHQWV???9DOLG?RXWSXW?GHOD\??7 YDO ??DQG
LQSXW?VHWXS?WLPHV??7 VX ??DUH?VSHFLILHG?E\?WKH?FRPSRQHQW?VSHFLILFDWLRQ???7RWDO?FORFN?VNHZ
?7 VNHZ ??DQG?EXV?SURSDJDWLRQ?WLPHV??7 SURS ??DUH?V\VWHP?SDUDPHWHUV???7 SURS ?LV?D?V\VWHP
SDUDPHWHU?WKDW?LV?LQGLUHFWO\?VSHFLILHG?E\?VXEWUDFWLQJ?WKH?RWKHU?WLPLQJ?EXGJHW?FRPSRQHQWV
IURP?WKH?F\FOH?WLPH???7DEOH?????OLVWV?WLPLQJ?EXGJHWV?IRU?VHYHUDO?EXV?IUHTXHQFLHV?
Revision 2.2
234
7 SURS ?LV?PHDVXUHG?DV?VKRZQ?LQ?)LJXUH????????,W?EHJLQV?DW?WKH?WLPH?WKH?VLJQDO?DW?WKH?RXWSXW
EXIIHU?ZRXOG?KDYH?FURVVHG?WKH?WKUHVKROG?SRLQW??9 WULVH ?RU?9 WIDOO ??KDG?WKH?RXWSXW?EHHQ
GULYLQJ?WKH?VSHFLILHG?7 YDO ?PD[??ORDG???7KH?HQG?RI?7 SURS ?IRU?DQ\?SDUWLFXODU?LQSXW?LV
GHWHUPLQHG?E\?RQH?RI?WKH?IROORZLQJ?WZR?PHDVXUHPHQW?PHWKRGV???7KH?PHWKRG?WKDW
SURGXFHV?WKH?ORQJHU?YDOXH?IRU?7 SURS ?PXVW?EH?XVHG?
0HWKRG????7KH?HQG?RI?7 SURS ?LV?WKH?WLPH?ZKHQ?WKH?VLJQDO?DW?WKH?LQSXW?FURVVHV?9 WHVW ?IRU?WKH
ODVW?WLPH????6HH?)LJXUH??????D??G??
0HWKRG????&RQVWUXFW?D?OLQH?ZLWK?D?VORSH?HTXDO?WR?WKH?,QSXW?6LJQDO?6OHZ?5DWH?VKRZQ?LQ
7DEOH??????DQG?FURVVLQJ?WKURXJK?WKH?SRLQW?ZKHUH?WKH?VLJQDO?DW?WKH?LQSXW
FURVVHV?9 LK ??KLJK?JRLQJ??RU?9 LO ??ORZ?JRLQJ??IRU?WKH?ODVW?WLPH???7KH?HQG?RI
7 SURS ?LV?WKH?WLPH?ZKHQ?WKH?FRQVWUXFWHG?OLQH?FURVVHV?9 WHVW ????6HH?)LJXUH?????
E??F??H??I??
Implementation Note: Determining the End of T prop
7KH?HQG?RI?7 SURS ?LV?DOZD\V?GHWHUPLQHG?E\?WKH?FDOFXODWLRQ?PHWKRG?WKDW?SURGXFHV?WKH
ORQJHU?YDOXH?RI?7 SURS ???7KH?VKDSH?RI?WKH?ZDYHIRUP?DW?WKH?LQSXW?EXIIHU?ZLOO?GHWHUPLQH
ZKLFK?PHDVXUHPHQW?PHWKRG?ZLOO?SURGXFH?WKH?ORQJHU?YDOXH?
:KHQ?WKH?VLJQDO?ULVHV?RU?IDOOV?IURP?9 WHVW ?WR?WKH?ODVW?FURVVLQJ?RU?9 LK ??KLJK?JRLQJ??RU?9 LO
?ORZ?JRLQJ??IDVWHU?WKDQ?WKH?,QSXW?6LJQDO?6OHZ?5DWH?VKRZQ?LQ?7DEOH??????0HWKRG???ZLOO
SURGXFH?WKH?ORQJHU?YDOXH????6HH?)LJXUH??????D??G??
:KHQ?WKH?VLJQDO?ULVHV?RU?IDOOV?IURP?9 WHVW ?WR?WKH?ODVW?FURVVLQJ?RU?9 LK ??KLJK?JRLQJ??RU?9 LO
?ORZ?JRLQJ??VORZHU?WKDQ?WKH?,QSXW?6LJQDO?6OHZ?5DWH??0HWKRG???ZLOO?SURGXFH?WKH?ORQJHU
YDOXH???,Q?RWKHU?ZRUGV??LI?WKH?VLJQDO?SODWHDXV??RU?ULVHV??KLJK?JRLQJ??RU?IDOOV??ORZ?JRLQJ?
VORZO\?DIWHU?FURVVLQJ?9 WHVW ??RU?ULQJV?EDFN?DFURVV?9 LK ??KLJK?JRLQJ??RU?9 LO ??ORZ?JRLQJ?
VLJQLILFDQWO\?DIWHU?FURVVLQJ?9 WHVW ??0HWKRG???ZLOO?SURGXFH?WKH?ORQJHU?YDOXH?
?6HH?)LJXUH??????E??F??H??I??
)RU?D?JLYHQ?GULYHU?ORFDWLRQ??WKH?ZRUVW?FDVH?WKDW?PXVW?EH?FRQVLGHUHG?ZKHQ?GHWHUPLQLQJ?WKH
YDOXH?RI?7 SURS ?LV?ZKHQ?WKH?VLJQDO?VHWWOHV?DW?DOO?RWKHU?GHYLFHV?RQ?WKH?EXV???7KH?YDOXH?RI
7 SURS ?LV?QRW?DIIHFWHG?E\?WKH?WLPH?WKH?VLJQDO?VHWWOHV?DW?WKH?GULYHU?RXWSXW??VLQFH?GHYLFHV?DUH
QRW?SHUPLWWHG?WR?GULYH?DQG?UHFHLYH?D?VLJQDO?DW?WKH?VDPH?WLPH???5HIHU?WR?6HFWLRQ???????
LWHP???IRU?DGGLWLRQDO?GHWDLOV?
Revision 2.2
235
(b) (a)
0.7V cc
0.6V cc
0.5V cc
0.4V cc
0.3V cc
0.2V cc
0.1V cc
0
test
V
trise
V
ih
V
th
V
test
V
trise
V
ih
V
th
V
test
V
il
V
tl
V
tfall
V
Driving
Test Load
Driving
Test Load
Driving
Bus
Input Signal
Slew Rate Driving Bus
Driving
Test Load
Driving
Bus
Driving
Test Load
Input Signal
Slew Rate
Driving Bus
test
V
il
V
tl
V
tfall
V
Driving
Test Load
Driving Bus
Driving
Test Load
Driving Bus
Input Signal
Slew Rate
(f) (e)
0.9V cc
0.8V cc
0.7V cc
0.6V cc
0.5V cc
0.4V cc
0.3V cc
0.2V cc
0.1V cc
0
(d) (c)
0.9V cc
0.8V cc
0.7V cc
0.6V cc
0.5V cc
0.4V cc
0.3V cc
0.2V cc
0.1V cc
0
Input Signal
Slew Rate
0.7V cc
0.6V cc
0.5V cc
0.4V cc
0.3V cc
0.2V cc
0.1V cc
0
0.9V cc
0.8V cc
0.7V cc
0.6V cc
0.5V cc
0.4V cc
0.3V cc
0.2V cc
0.1V cc
0
0.9V cc
0.8V cc
0.7V cc
0.6V cc
0.5V cc
0.4V cc
0.3V cc
0.2V cc
0.1V cc
0
test
V
trise
V
ih
V
th
V
test
V
il
V
tl
V
tfall
V
T prop
T prop
T prop
T prop
T prop
T prop
)LJXUH????????0HDVXUHPHQW?RI?7 SURS
?UHIHU?WR?7DEOH?????IRU?SDUDPHWHU?YDOXHV?
Revision 2.2
236
7KH?UHOHYDQW?WLPLQJ?EXGJHW?FDQ?EH?H[SUHVVHG?E\?WKH?HTXDWLRQ?
7 F\F ?≥?7 YDO? ??7 SURS ???7 VX ???7 VNHZ
7KH?IROORZLQJ?WDEOH?FRPSDUHV?3&,?WLPLQJ?EXGJHWV?DW?YDULRXV?VSHHGV?
7DEOH???????7LPLQJ?%XGJHWV
Timing Element 33 MHz 66 MHz 50 MHz 1 Units Notes
T cyc 30 15 20 ns
T val 11 6 6 ns
T prop 10 5 10 ns 2
T su 7 3 3 ns
T skew 2 1 1 ns 3
NOTES:
1. The 50 MHz example is shown for example purposes only.
2. These times are computed. The other times are fixed. Thus, slowing down the bus clock enables the
system manufacturer to gain additional distance or add additional loads. The component specifications
are required to guarantee operation at 66 MHz.
3 Clock skew specified here includes all sources of skew. If spread spectrum clocking (SSC) is used on the
system board, the maximum clock skew at the input of the device on an expansion board includes SSC
tracking skew.
7.7.6. Physical Requirements
7.7.6.1. Routing and Layout Recommendations for Four-Layer
Boards
5HIHU?WR?6HFWLRQ?????????
7.7.6.2. Planar Impedance
5HIHU?WR?6HFWLRQ???????????7LPLQJ?QXPEHUV?DUH?FKDQJHG?DFFRUGLQJ?WR?WKH?WDEOHV?LQ?WKLV
FKDSWHU?
7.7.7. Connector Pin Assignments
7KH?M66EN?SLQ??SLQ???%??LV?WKH?RQO\?FRQQHFWRU?GLIIHUHQFH?EHWZHHQ?EXV?VHJPHQWV
FDSDEOH?RI????0+]?RSHUDWLRQ?DQG?WKRVH?OLPLWHG?WR????0+]???5HIHU?WR?6HFWLRQ????????IRU
SODQDU?FRQQHFWRUV???7KLV?SLQ?LV?D?QRUPDO?JURXQG?SLQ?LQ?LPSOHPHQWDWLRQV?WKDW?DUH?QRW
FDSDEOH?RI????0+]?RSHUDWLRQ?
Revision 2.2
237
,Q?LPSOHPHQWDWLRQV?WKDW?DUH????0+]?FDSDEOH??WKH?M66EN?SLQ?LV?EXVHG?EHWZHHQ?DOO
FRQQHFWRUV ?? ?ZLWKLQ?WKH?VLQJOH?ORJLFDO?EXV?VHJPHQW?WKDW?LV????0+]?FDSDEOH??DQG?WKLV?QHW
LV?SXOOHG?XS?ZLWK?D???.Ω?UHVLVWRU?WR?9 FF ???$OVR??WKLV?QHW?LV?FRQQHFWHG?WR?WKH?M66EN?LQSXW
SLQ?RI?FRPSRQHQWV?ORFDWHG?RQ?WKH?VDPH?ORJLFDO?EXV?VHJPHQW?RI?WKH?V\VWHP?SODQDU???7KLV
VLJQDO?LV?VWDWLF??WKHUH?LV?QR?VWXE?OHQJWK?UHVWULFWLRQ?
7R?FRPSOHWH?DQ?$&?UHWXUQ?SDWK??D??????µ)?FDSDFLWRU?PXVW?EH?ORFDWHG?ZLWKLQ??????LQFKHV
RI?WKH?M66EN?SLQ??RI?HDFK?VXFK?H[SDQVLRQ?ERDUG?FRQQHFWRU?DQG?PXVW?GHFRXSOH?WKH
M66EN?VLJQDO?WR?JURXQG???$Q\?DWWDFKHG?FRPSRQHQW?RU?LQVWDOOHG?H[SDQVLRQ?ERDUG?WKDW?LV
QRW????0+]?FDSDEOH??PXVW?SXOO?WKH?M66EN?QHW?WR?WKH?9 LO ?LQSXW?OHYHO???7KH?UHPDLQLQJ
FRPSRQHQWV??H[SDQVLRQ?ERDUGV??DQG?WKH?ORJLFDO?EXV?VHJPHQW?FORFN?UHVRXUFH?DUH??WKHUHE\?
VLJQDOHG?WR?RSHUDWH?LQ????0+]?PRGH?
7.8. Expansion Board Specifications
7KH?M66EN?SLQ??SLQ???%??LV?WKH?RQO\?FRQQHFWRU?GLIIHUHQFH?EHWZHHQ?H[SDQVLRQ?FDUGV
FDSDEOH?RI????0+]?RSHUDWLRQ?DQG?WKRVH?OLPLWHG?WR????0+]???5HIHU?WR?6HFWLRQ????????IRU
WKH?H[SDQVLRQ?ERDUG?HGJH?FRQQHFWRU???7KH?M66EN?SLQ?LV?D?QRUPDO?JURXQG?SLQ?LQ
LPSOHPHQWDWLRQV?WKDW?DUH?QRW?FDSDEOH?RI????0+]?RSHUDWLRQ?
,Q?LPSOHPHQWDWLRQV?WKDW?DUH????0+]?FDSDEOH??WKH?M66EN?SLQ?PXVW?EH?GHFRXSOHG?WR
JURXQG?ZLWK?D??????µ)?FDSDFLWRU??ZKLFK?PXVW?EH?ORFDWHG?ZLWKLQ??????LQFKHV?RI?WKH?HGJH
FRQWDFW?WR?FRPSOHWH?DQ?$&?UHWXUQ?SDWK???,I?WKH?M66EN?SLQ?LV?SXOOHG?WR?WKH?9 LO ?LQSXW?OHYHO?
LW?LQGLFDWHV?WKDW?WKH?H[SDQVLRQ?ERDUG?PXVW?RSHUDWH?LQ?WKH????0+]?PRGH?
54 As a general rule, there will be only one such connector, but more than one are possible in certain cases.
Revision 2.2
238
Revision 2.2
239
Appendix A
Special Cycle Messages
6SHFLDO?&\FOH?PHVVDJH?HQFRGLQJV?DUH?GHILQHG?LQ?WKLV?DSSHQGL[???5HVHUYHG?HQFRGLQJV?VKRXOG?QRW
EH?XVHG???3&,?6,*?PHPEHU?FRPSDQLHV?WKDW?UHTXLUH?VSHFLDO?HQFRGLQJV?RXWVLGH?WKH?UDQJH?RI
FXUUHQWO\?GHILQHG?HQFRGLQJV?VKRXOG?VHQG?D?ZULWWHQ?UHTXHVW?WR?WKH?3&,?6,*?6WHHULQJ?&RPPLWWHH?
7KH?6WHHULQJ?&RPPLWWHH?ZLOO?DOORFDWH?DQG?GHILQH?VSHFLDO?F\FOH?HQFRGLQJV?EDVHG?XSRQ
LQIRUPDWLRQ?SURYLGHG?E\?WKH?UHTXHVWHU?VSHFLI\LQJ?XVDJH?QHHGV?DQG?IXWXUH?SURGXFW?RU?DSSOLFDWLRQ
GLUHFWLRQ?
Message Encodings
AD[15::0] 0HVVDJH?7\SH
????K 6+87’2:1
????K +$/7
????K [???DUFKLWHFWXUH?VSHFLILF
????K 5HVHUYHG
WKURXJK
))))K 5HVHUYHG
6+87’2:1?LV?D?EURDGFDVW?PHVVDJH?LQGLFDWLQJ?WKH?SURFHVVRU?LV?HQWHULQJ?LQWR?D
VKXWGRZQ?PRGH?
+$/7?LV?D?EURDGFDVW?PHVVDJH?IURP?WKH?SURFHVVRU?LQGLFDWLQJ?LW?KDV?H[HFXWHG?D?KDOW
LQVWUXFWLRQ?
7KH?[???DUFKLWHFWXUH?VSHFLILF?HQFRGLQJ?LV?D?JHQHULF?HQFRGLQJ?IRU?XVH?E\?[???SURFHVVRUV
DQG?FKLSVHWV???AD[31::16]?GHWHUPLQH?WKH?VSHFLILF?PHDQLQJ?RI?WKH?6SHFLDO?&\FOH?PHVVDJH?
6SHFLILF?PHDQLQJV?DUH?GHILQHG?E\?,QWHO?&RUSRUDWLRQ?DQG?DUH?IRXQG?LQ?SURGXFW?VSHFLILF
GRFXPHQWDWLRQ?
Use of Specific Encodings
8VH?RU?JHQHUDWLRQ?RI?DUFKLWHFWXUH?VSHFLILF?HQFRGLQJV?LV?QRW?OLPLWHG?WR?WKH?UHTXHVWHU?RI?WKH
HQFRGLQJ???6SHFLILF?HQFRGLQJV?PD\?EH?XVHG?E\?DQ\?YHQGRU?LQ?DQ\?V\VWHP???7KHVH
HQFRGLQJV?DOORZ?V\VWHP?VSHFLILF?FRPPXQLFDWLRQ?OLQNV?EHWZHHQ?FRRSHUDWLQJ?3&,?GHYLFHV
IRU?SXUSRVHV?ZKLFK?FDQQRW?EH?KDQGOHG?ZLWK?WKH?VWDQGDUG?GDWD?WUDQVIHU?F\FOH?W\SHV?
Revision 2.2
240
Revision 2.2
241
Appendix B
State Machines
This appendix describes master and target state machines. These state machines are for
illustrative purposes only and are included to help illustrate PCI protocol. Actual
implementations should not directly use these state machines. The machines are
believed to be correct; however, if a conflict exists between the specification and the
state machines, the specification has precedence.
The state machines use three types of variables: states, PCI signals, and internal signals.
They can be distinguished from each other by:
State in a state machine = STATE
PCI signal = SIGNAL
Internal signal = Signal
The state machines assume no delays from entering a state until signals are generated
and available for use in the machine. All PCI signals are latched on the rising edge of
CLK.
The state machines support some options (but not all) discussed in the PCI specification.
A discussion about each state and the options illustrated follows the definition of each
state machine. The target state machine assumes medium decode and, therefore, does
not describe fast decode. If fast decode is implemented, the state diagrams (and their
associated equations) will need to be changed to support fast decode. Caution needs to
be taken when supporting fast decode (Refer to Section 3.4.2.).
The bus interface consists of two parts. The first is the bus sequencer that performs the
actual bus operation. The second part is the backend or hardware application. In a
master, the backend generates the transaction and provides the address, data, command,
Byte Enables, and the length of the transfer. It is also responsible for the address when a
transaction is retried. In a target, the backend determines when a transaction is
terminated. The sequencer performs the bus operation as requested and guarantees the
PCI protocol is not violated. Note that the target implements a resource lock.
The state machine equations assume a logical operation where "*" is an AND function
and has precedence over "+" which is an OR function. Parentheses have precedence
over both. The "!" character is used to indicate the NOT of the variable. In the state
machine equations, the PCI SIGNALs represent the actual state of the signal on the PCI
bus. Low true signals will be true or asserted when they appear as !SIGNAL# and will
be false or deasserted when they appear as SIGNAL#. High true signals will be true or
Revision 2.2
242
asserted when they appear as SIGNAL and will be false or deasserted when they appear
as !SIGNAL. Internal signals will be true when they appear as Signal and false when
they appear as !Signal. A few of the output enable equations use the "==" symbol to
refer to the previous state. For example:
OE[PAR] == [S_DATA * !TRDY# * (cmd=read)]
This indicates the output buffer for PAR is enabled when the previous state is S_DATA,
TRDY# is asserted, the transaction is a read. The first state machine presented is for the
target, the second is the master. Caution needs to be taken when an agent is both a
master and a target. Each must have its own state machine that can operate
independently of the other to avoid deadlocks. This means that the target state machine
cannot be affected by the master state machine. Although they have similar states, they
cannot be built into a single machine.
Note: LOCK# can only be implemented by a bridge; refer to Appendix F for details
about the use of LOCK#. For a non-bridge device, the use of LOCK# is prohibited.
FREE LOCKED
IDLE B_BUSY
S_DATA
TURN_AR
BACKOFF
Target LOCK Machine
Target
Sequencer
Machine
IDLE or TURN_AR -- Idle condition or completed transaction on bus.
goto IDLE if FRAME#
goto B_BUSY if !FRAME# * !Hit
Revision 2.2
243
B_BUSY -- Not involved in current transaction.
goto B_BUSY if (!FRAME# + !D_done) * !Hit
goto IDLE if FRAME# * D_done + FRAME# * !D_done * !DEVSEL#
goto S_DATA if (!FRAME# + !IRDY#) * Hit * (!Term + Term * Ready)
* (FREE + LOCKED * L_lock#)
goto BACKOFF *if (!FRAME# + !IRDY#) * Hit
* (Term * !Ready + LOCKED * !L_lock#)
S_DATA -- Agent has accepted request and will respond.
goto S_DATA if !FRAME# * !STOP# * !TRDY# * IRDY#
+ !FRAME# * STOP# + FRAME# * TRDY# * STOP#
goto BACKOFF if !FRAME# * !STOP# * (TRDY# + !IRDY#)
goto TURN_AR if FRAME# * (!TRDY# + !STOP#)
BACKOFF -- Agent busy unable to respond at this time.
goto BACKOFF if !FRAME#
goto TURN_AR if FRAME#
Target LOCK Machine
FREE -- Agent is free to respond to all transactions.
goto LOCKED if !FRAME# * LOCK# * Hit * (IDLE + TURN_AR)
+ L_lock# * Hit * B_BUSY)
goto FREE if ELSE
LOCKED -- Agent will not respond unless LOCK# is deasserted during the address
phase.
goto FREE if FRAME# * LOCK#
goto LOCKED if ELSE
Target of a transaction is responsible to drive the following signals: 55
OE[AD[31::00]] = (S_DATA + BACKOFF) * Tar_dly * (cmd = read)
OE[TRDY#] = BACKOFF + S_DATA + TURN_AR (See note.)
OE[STOP#] = BACKOFF + S_DATA + TURN_AR (See note.)
OE[DEVSEL#] = BACKOFF + S_DATA + TURN_AR (See note.)
OE[PAR] = OE[AD[31::00]] delayed by one clock
OE[PERR#] = R_perr + R_perr (delayed by one clock)
Note: If the device does fast decode, OE[PERR#] must be delayed one clock to
avoid contention.
?????????????????????????????????????????????????????
?? When the target supports the Special Cycle command, an additional term must be included to ensure
these signals are not enabled during a Special Cycle transaction.
Revision 2.2
244
TRDY# = !(Ready * !T_abort * S_DATA * (cmd=write + cmd=read * Tar_dly))
STOP# = ![BACKOFF + S_DATA * (T_abort + Term)
* (cmd=write + cmd=read * Tar_dly)]
DEVSEL# = ![(BACKOFF + S_DATA) * !T_abort]
PAR = even parity across AD[31::00] and C/BE#[3::0] lines.
PERR# = R_perr
Definitions
These signals are between the target bus sequencer and the backend. They indicate how
the bus sequencer should respond to the current bus operation.
Hit = Hit on address decode.
D_done = Decode done. Device has completed the address decode.
T_abort = Target is in an error condition and requires the current transaction to stop.
Term = Terminate the transaction. (Internal conflict or > n wait states.)
Ready = Ready to transfer data.
L_lock# = Latched (during address phase) version of LOCK#.
Tar_dly = Turn around delay only required for zero wait state decode.
R_perr = Report parity error is a pulse of one PCI clock in duration.
Last_target = Device was the target of the last (prior) PCI transaction.
The following paragraphs discuss each state and describe which equations can be
removed if some of the PCI options are not implemented.
The IDLE and TURN_AR are two separate states in the state machine, but are combined
here because the state transitions are the same from both states. They are implemented
as separate states because active signals need to be deasserted before the target tri-states
them.
If the target cannot do single cycle address decode, the path from IDLE to S_DATA can
be removed. The reason the target requires the path from the TURN_AR state to
S_DATA and B_BUSY is for back-to-back bus operations. The target must be able to
decode back-to-back transactions.
B_BUSY is a state where the agent waits for the current transaction to complete and the
bus to return to the Idle state. B_BUSY is useful for devices that do slow address
decode or perform subtractive decode. If the target does neither of these two options, the
path to S_DATA and BACKOFF may be removed. The term "!Hit" may be removed
from the B_BUSY equation also. This reduces the state to waiting for the current bus
transaction to complete.
S_DATA is a state where the target transfers data and there are no optional equations.
BACKOFF is where the target goes after it asserts STOP# and waits for the master to
deassert FRAME#.
FREE and LOCKED refer to the state of the target with respect to a lock operation. If
the target does not implement LOCK#, then these states are not required. FREE
indicates when the agent may accept any request when it is the target. If LOCKED, the
target will retry any request when it is the target unless LOCK# is deasserted during the
address phase. The agent marks itself locked whenever it is the target of a transaction
and LOCK# is deasserted during the address phase. It is a little confusing for the target
to lock itself on a transaction that is not locked. However, from an implementation point
of view, it is a simple mechanism that uses combinatorial logic and always works. The
device will unlock itself at the end of the transaction when it detects FRAME# and
LOCK# both deasserted.
Revision 2.2
245
The second equation in the goto LOCKED in the FREE state can be removed if fast
decode is done. The first equation can be removed if medium or slow decode is done.
L_lock# is LOCK# latched during the address phase and is used when the agent’s decode
completes.
IDLE
S_TAR
TURN_AR
ADDR
M_DATA
DR_BUS
FREE BUSY
Master LOCK Machine
Master
Sequencer
Machine
Master Sequencer Machine
IDLE -- Idle condition on bus.
goto ADDR if (Request * !Step) * !GNT# * FRAME# * IRDY#
goto DR_BUS if (Request * Step + !Request) * !GNT# * FRAME# * IRDY#
goto IDLE if ELSE
ADDR -- Master starts a transaction.
JRWR?0B’$7$ RQ?WKH?QH[W?ULVLQJ?HGJH?RI?CLK?
Revision 2.2
246
M_DATA -- Master transfers data.
goto M_DATA if !FRAME# + FRAME# * TRDY# * STOP#
* !Dev_to
goto ADDR if (Request *!Step) * !GNT# * FRAME# * !TRDY# *
STOP# * L-cycle * (Sa +FB2B_Ena)
goto S_TAR if FRAME# * !STOP# + FRAME# * Dev_to
goto TURN_AR if ELSE
TURN_AR -- Transaction complete, do housekeeping.
goto ADDR if (Request * !Step) * !GNT#
goto DR_BUS if (Request * Step + !Request) * !GNT#
goto IDLE if GNT#
S_TAR -- Stop was asserted, do turn around cycle.
goto DR_BUS if !GNT#
goto IDLE if GNT#
DR_BUS -- Bus parked at this agent or agent is using address stepping.
goto DR_BUS if (Request * Step + !Request)* !GNT#
goto ADDR if (Request * !Step) * !GNT#
goto IDLE if GNT#
Master LOCK Machine
FREE -- LOCK# is not in use (not owned).
goto FREE if LOCK# + !LOCK# * Own_lock
goto BUSY if !LOCK# * !Own_lock
BUSY -- LOCK# is currently being used (owned).
goto FREE if LOCK# * FRAME#
goto BUSY if !LOCK# + !FRAME#
Revision 2.2
247
The master of the transaction is responsible to drive the following signals:
Enable the output buffers:
OE[FRAME#] = ADDR + M_DATA
OE[C/BE#[3::0]] = ADDR + M_DATA + DR_BUS
if ADDR drive command
if M_DATA drive byte enables
if DR_BUS if (Step * Request) drive command else drive lines to a valid state
OE[AD[31::00] = ADDR + M_DATA * (cmd=write) + DR_BUS
if ADDR drive address
if M_DATA drive data
if DR_BUS if (Step * Request) drive address else drive lines to a valid state
OE [LOCK#] = Own_lock * M_DATA + OE [LOCK#] * (!FRAME# + !LOCK#)
OE[IRDY#] == [M_DATA + ADDR]
OE[PAR] = OE[AD[31::00]] delayed by one clock
OE[PERR#] = R_perr + R_perr (delayed by one clock)
The following signals are generated from state and sampled (not asynchronous) bus
signals.
FRAME# = !( ADDR + M_DATA * !Dev_to * {[!Comp
* (!To + !GNT#) * STOP#] + !Ready })
IRDY# = ![M_DATA * (Ready + Dev_to)]
REQ# = ![(Request * !Lock_a + Request * Lock_a * FREE)
*!(S_TAR * Last State was S_TAR)]
LOCK# = Own_lock * ADDR + Target_abort
+ Master_abort + M_DATA * !STOP# * TRDY# * !Ldt
+ Own_lock * !Lock_a * Comp * M_DATA * FRAME# * !TRDY#
PAR = even parity across AD[31::00] and C/BE#[3::0] lines.
PERR# = R_perr
Master_abort = (M_DATA * Dev_to)
Target_abort = (!STOP# * DEVSEL# * M_DATA * FRAME# * !IRDY#)
Own_lock = LOCK# * FRAME# * IRDY# * Request * !GNT# * Lock_a
+ Own_lock * (!FRAME# + !LOCK#)
Revision 2.2
248
Definitions
These signals go between the bus sequencer and the backend. They provide information
to the sequencer when to perform a transaction and provide information to the backend
on how the transaction is proceeding. If a cycle is retried, the backend will make the
correct modification to the affected registers and then indicate to the sequencer to
perform another transaction. The bus sequencer does not remember that a transaction
was retried or aborted but takes requests from the backend and performs the PCI
transaction.
Master_abort = The transaction was aborted by the master. (No DEVSEL#.)
Target_abort = The transaction was aborted by the target.
Step = Agent using address stepping (wait in the state until !Step).
Request = Request pending.
Comp = Current transaction in last data phase.
L-cycle = Last cycle was a write.
To = Master timeout has expired.
Dev_to = Devsel timer has expired without DEVSEL# being asserted.
Sa = Next transaction to same agent as previous transaction.
Lock_a = Request is a locked operation.
Ready = Ready to transfer data.
Sp_cyc = Special Cycle command.
Own_lock = This agent currently owns LOCK#.
Ldt = Data was transferred during a LOCK operation.
R_perr = Report parity error is a pulse one PCI clock in duration.
FB2B_Ena = Fast Back-to-Back Enable (Configuration register bit).
The master state machine has many options built in that may not be of interest to some
implementations. Each state will be discussed indicating what affect certain options
have on the equations.
IDLE is where the master waits for a request to do a bus operation. The only option in
this state is the term "Step". It may be removed from the equations if address stepping is
not supported. All paths must be implemented. The path to DR_BUS is required to
insure that the bus is not left floating for long periods. The master whose GNT# is
asserted must go to the drive bus if its Request is not asserted.
ADDR has no options and is used to drive the address and command on the bus.
M_DATA is where data is transferred. If the master does not support fast back-to-back
transactions, the path to the ADDR state is not required.
The equations are correct from the protocol point of view. However, compilers may
give errors when they check all possible combinations. For example, because of
protocol, Comp cannot be asserted when FRAME# is deasserted. Comp indicates the
master is in the last data phase, and FRAME# must be deasserted for this to be true.
TURN_AR is where the master deasserts signals in preparation for tri-stating them. The
path to ADDR may be removed if the master does not do back-to-back transactions.
S_TAR could be implemented a number of ways. The state was chosen to clarify that
"state" needs to be remembered when the target asserts STOP#.
Revision 2.2
249
DR_BUS is used when GNT# has been asserted, and the master either is not prepared to
start a transaction (for address stepping) or has none pending. If address stepping is not
implemented, then the equation in goto DR_BUS that has "Step" may be removed and
the goto ADDR equation may also remove "Step".
If LOCK# is not supported by the master, the FREE and BUSY states may be removed.
These states are for the master to know the state of LOCK# when it desires to do a
locked transaction. The state machine simply checks for LOCK# being asserted. Once
asserted, it stays BUSY until FRAME# and LOCK# are both deasserted signifying that
LOCK# is now free.
Revision 2.2
250
Revision 2.2
251
Appendix C
Operating Rules
7KLV?DSSHQGL[?LV?QRW?D?FRPSOHWH?OLVW?RI?UXOHV?RI?WKH?VSHFLILFDWLRQ?DQG?VKRXOG?QRW?EH?XVHG
DV?D?UHSODFHPHQW?IRU?WKH?VSHFLILFDWLRQ???7KLV?DSSHQGL[?RQO\?FRYHUV?WKH?EDVLF?SURWRFRO?DQG
UHTXLUHPHQWV?FRQWDLQHG?LQ?&KDSWHU?????,W?LV?PHDQW?WR?EH?XVHG?DV?DQ?DLG?RU?TXLFN?UHIHUHQFH
WR?WKH?EDVLF?UXOHV?DQG?UHODWLRQVKLSV?RI?WKH?SURWRFRO?
When Signals are Stable
?? 7KH?IROORZLQJ?VLJQDOV?DUH?JXDUDQWHHG?WR?EH?VWDEOH?RQ?DOO?ULVLQJ?HGJHV?RI?CLK RQFH
UHVHW?KDV?FRPSOHWHG???LOCK#? IRDY#??TRDY#??FRAME#??DEVSEL#??STOP#?
REQ#??GNT#??REQ64#??ACK64#??SERR#??RQ?IDOOLQJ?HGJH?RQO\???DQG?PERR#?
?? $GGUHVV?’DWD?OLQHV?DUH?JXDUDQWHHG?WR?EH?VWDEOH?DW?WKH?VSHFLILHG?FORFN?HGJH?DV?IROORZV?
D? $GGUHVV????AD[31::00]?DUH?VWDEOH?UHJDUGOHVV?RI?ZKHWKHU?VRPH?DUH?ORJLFDO?GRQ?W
FDUHV?RQ?WKH?ILUVW?FORFN?WKDW?VDPSOHV?FRAME#?DVVHUWHG?
E? $GGUHVV????AD[63::32]?DUH?VWDEOH?DQG?YDOLG?GXULQJ?WKH?ILUVW?FORFN?DIWHU REQ64#
DVVHUWLRQ?ZKHQ????ELW?DGGUHVVLQJ?LV?EHLQJ?XVHG??6$&???RU?WKH?ILUVW?WZR?FORFNV
DIWHU?REQ64#?DVVHUWLRQ?ZKHQ????ELW?DGGUHVVLQJ?LV?XVHG??’$&????:KHQ?REQ64#
LV?GHDVVHUWHG??AD[63::32]?DUH?SXOOHG?XS?E\?WKH?FHQWUDO?UHVRXUFH?
F? ’DWD????AD[31::00]?DUH?VWDEOH?DQG?YDOLG?UHJDUGOHVV?ZKLFK?E\WH?ODQHV?DUH?LQYROYHG
LQ?WKH?WUDQVDFWLRQ?RQ?UHDGV?ZKHQ?TRDY#?LV?DVVHUWHG?DQG?RQ?ZULWHV?ZKHQ?IRDY#
LV?DVVHUWHG???$W?DQ\?RWKHU?WLPH??WKH\?PD\?EH?LQGHWHUPLQDWH???7KH?AD?OLQHV?FDQQRW
FKDQJH?XQWLO?WKH?FXUUHQW?GDWD?SKDVH?FRPSOHWHV?RQFH?IRDY#?LV?DVVHUWHG?RQ?D?ZULWH
WUDQVDFWLRQ?RU?TRDY#?LV?DVVHUWHG?RQ?D?UHDG?WUDQVDFWLRQ?
G? ’DWD????AD[63::32] DUH?VWDEOH?DQG?YDOLG?UHJDUGOHVV?ZKLFK?E\WH?ODQHV?DUH?LQYROYHG
LQ?WKH?WUDQVDFWLRQ?ZKHQ?ACK64#?LV?DVVHUWHG?DQG?HLWKHU?TRDY#?LV?DVVHUWHG?RQ
UHDGV??RU?IRDY#?LV?DVVHUWHG?RQ?ZULWHV???$W?DQ\?RWKHU?WLPH??WKH\?PD\?EH
LQGHWHUPLQDWH?
H? ’DWD????6SHFLDO?F\FOH?FRPPDQG????AD[31::00]?DUH?VWDEOH?DQG?YDOLG?UHJDUGOHVV
ZKLFK?E\WH?ODQHV?DUH?LQYROYHG?LQ?WKH?WUDQVDFWLRQ?ZKHQ?IRDY#?LV?DVVHUWHG?
I? ’R?QRW?JDWH?DV\QFKURQRXV?GDWD?GLUHFWO\?RQWR?3&,?ZKLOH?IRDY#?LV?DVVHUWHG?RQ?D
ZULWH?WUDQVDFWLRQ?DQG?ZKLOH?TRDY#?LV?DVVHUWHG?RQ?D?UHDG?WUDQVDFWLRQ?
Revision 2.2
252
?? &RPPDQG?%\WH?HQDEOHV?DUH?JXDUDQWHHG?WR?EH?VWDEOH?DW?WKH?VSHFLILHG?FORFN?HGJH?DV
IROORZV?
D? &RPPDQG????C/BE[3::0]# DUH?VWDEOH?DQG?YDOLG?WKH?ILUVW?WLPH?FRAME# LV
VDPSOHG?DVVHUWHG?DQG?FRQWDLQ?WKH?FRPPDQG?FRGHV???C/BE[7::4]# DUH?VWDEOH?DQG
YDOLG?GXULQJ?WKH?ILUVW?FORFN?DIWHU REQ64#?DVVHUWLRQ?ZKHQ????ELW?DGGUHVVLQJ?LV
EHLQJ?XVHG??6$&??DQG?DUH?UHVHUYHG???C/BE[7::4]# DUH?VWDEOH?DQG?YDOLG?GXULQJ?WKH
ILUVW?WZR?FORFNV?DIWHU?REQ64#?DVVHUWLRQ?ZKHQ????ELW?DGGUHVVLQJ?LV?XVHG??’$&?
DQG?FRQWDLQ?WKH?DFWXDO?EXV?FRPPDQG???:KHQ?REQ64#?LV?GHDVVHUWHG??WKH
C/BE[7::4]# DUH?SXOOHG?XS?E\?WKH?FHQWUDO?UHVRXUFH?
E %\WH?(QDEOHV????C/BE[3::0]# DUH?VWDEOH?DQG?YDOLG?WKH?FORFN?IROORZLQJ?WKH
DGGUHVV?SKDVH?DQG?HDFK?FRPSOHWHG?GDWD?SKDVH?DQG?UHPDLQ?YDOLG?HYHU\?FORFN
GXULQJ?WKH?HQWLUH?GDWD?SKDVH?UHJDUGOHVV?LI?ZDLW?VWDWHV?DUH?LQVHUWHG?DQG?LQGLFDWH
ZKLFK?E\WH?ODQHV?FRQWDLQ?YDOLG?GDWD???C/BE[7::4]# KDYH?WKH?VDPH?PHDQLQJ?DV
C/BE[3::0]# H[FHSW?WKH\?FRYHU?WKH?XSSHU???E\WHV?ZKHQ?REQ64#?LV?DVVHUWHG?
?? PAR?LV?VWDEOH?DQG?YDOLG?RQH?FORFN?IROORZLQJ?WKH?YDOLG?WLPH?RI?AD[31::00]???PAR64
LV?VWDEOH?DQG?YDOLG?RQH?FORFN?IROORZLQJ?WKH?YDOLG?WLPH?RI?AD[63::32]?
?? IDSEL?LV?RQO\?VWDEOH?DQG?YDOLG?WKH?ILUVW?FORFN?FRAME#?LV?DVVHUWHG?ZKHQ?WKH?DFFHVV
LV?D?FRQILJXUDWLRQ?FRPPDQG???IDSEL?LV?LQGHWHUPLQDWH?DW?DQ\?RWKHU?WLPH?
?? RST#? INTA#??INTB#??INTC#??DQG?INTD#?DUH?QRW?TXDOLILHG?RU?V\QFKURQRXV?
Master Signals
?? $?WUDQVDFWLRQ?VWDUWV?ZKHQ?FRAME#?LV?DVVHUWHG?IRU?WKH?ILUVW?WLPH?
?? 7KH?IROORZLQJ?JRYHUQ?FRAME#?DQG?IRDY#?LQ?DOO?3&,?WUDQVDFWLRQV?
D? FRAME#?DQG?LWV?FRUUHVSRQGLQJ?IRDY#?GHILQH?WKH?%XV\?,GOH?VWDWH?RI?WKH?EXV?
ZKHQ?HLWKHU?LV?DVVHUWHG??WKH?EXV?LV?EXV\??ZKHQ?ERWK?DUH?GHDVVHUWHG??WKH?EXV?LV?LQ
WKH?,GOH?VWDWH?
E? 2QFH?FRAME#?KDV?EHHQ?GHDVVHUWHG??LW?FDQQRW?EH?UHDVVHUWHG?GXULQJ?WKH?VDPH
WUDQVDFWLRQ?
F? FRAME#?FDQQRW?EH?GHDVVHUWHG?XQOHVV?IRDY#?LV?DVVHUWHG????IRDY#?PXVW?DOZD\V
EH?DVVHUWHG?RQ?WKH?ILUVW?FORFN?HGJH?WKDW?FRAME#?LV?GHDVVHUWHG??
G? 2QFH?D?PDVWHU?KDV?DVVHUWHG?IRDY#??LW?FDQQRW?FKDQJH?IRDY#?RU?FRAME#?XQWLO
WKH?FXUUHQW?GDWD?SKDVH?FRPSOHWHV?
e. The master must deassert IRDY# the clock after the completion of the last data
phase.
?? :KHQ?FRAME#?DQG?IRDY# DUH?GHDVVHUWHG??WKH?WUDQVDFWLRQ?KDV?HQGHG?
??? :KHQ?WKH?FXUUHQW?WUDQVDFWLRQ?LV?WHUPLQDWHG?E\?WKH?WDUJHW??STOP#?DVVHUWHG???WKH
PDVWHU?PXVW?GHDVVHUW?LWV?REQ#?VLJQDO?EHIRUH?UHSHDWLQJ?WKH?WUDQVDFWLRQ???$?GHYLFH
FRQWDLQLQJ?D?VLQJOH?VRXUFH?RI?PDVWHU?DFWLYLW\?PXVW?GHDVVHUW?REQ#?IRU?D?PLQLPXP?RI
WZR?FORFNV??RQH?EHLQJ?ZKHQ?WKH?EXV?JRHV?WR?WKH?,GOH?VWDWH??DW?WKH?HQG?RI?WKH
WUDQVDFWLRQ?ZKHUH?STOP#?ZDV?DVVHUWHG??DQG?HLWKHU?WKH?FORFN?EHIRUH?RU?WKH?FORFN
DIWHU?WKH?,GOH?VWDWH???$?GHYLFH?FRQWDLQLQJ?PXOWLSOH?VRXUFHV?RI?PDVWHU?DFWLYLW\?LV
SHUPLWWHG?WR?DOORZ?HDFK?VRXUFH?WR?XVH?WKH?EXV?ZLWKRXW?GHDVVHUWLQJ?REQ#?HYHQ?LI?RQH
RU?PRUH?VRXUFHV?DUH?WDUJHW?WHUPLQDWHG???+RZHYHU??WKH?GHYLFH?PXVW?GHDVVHUW?REQ#?IRU
Revision 2.2
253
WZR?FORFNV??RQH?RI?ZKLFK?ZKLOH?WKH?EXV?LV?,GOH?EHIRUH?DQ\?WUDQVDFWLRQ?WKDW?ZDV?WDUJHW
WHUPLQDWHG?FDQ?EH?UHSHDWHG?
??? $?PDVWHU?WKDW?LV?WDUJHW?WHUPLQDWHG?ZLWK?5HWU\?PXVW?XQFRQGLWLRQDOO\?UHSHDW?WKH?VDPH
UHTXHVW?XQWLO?LW?FRPSOHWHV??KRZHYHU??LW?LV?QRW?UHTXLUHG?WR?UHSHDW?WKH?WUDQVDFWLRQ?ZKHQ
WHUPLQDWHG?ZLWK?’LVFRQQHFW?
Target Signals
??? 7KH?IROORZLQJ?JHQHUDO?UXOHV?JRYHUQ?FRAME#??IRDY#??TRDY#??DQG?STOP#?ZKLOH
WHUPLQDWLQJ?WUDQVDFWLRQV?
D? $?GDWD?SKDVH?FRPSOHWHV?RQ?DQ\?ULVLQJ?FORFN?HGJH?RQ?ZKLFK?IRDY#?LV?DVVHUWHG
DQG?HLWKHU?STOP#?RU?TRDY#?LV?DVVHUWHG?
E? ,QGHSHQGHQW?RI?WKH?VWDWH?RI?STOP#??D?GDWD?WUDQVIHU?WDNHV?SODFH?RQ?HYHU\?ULVLQJ
HGJH?RI?FORFN?ZKHUH?ERWK?IRDY#?DQG?TRDY#?DUH?DVVHUWHG?
F? 2QFH?WKH?WDUJHW?DVVHUWV?STOP#??LW?PXVW?NHHS?STOP#?DVVHUWHG?XQWLO?FRAME#?LV
GHDVVHUWHG??ZKHUHXSRQ?LW?PXVW?GHDVVHUW?STOP#?
G? 2QFH?D?WDUJHW?KDV?DVVHUWHG?TRDY#?RU?STOP#??LW?FDQQRW?FKDQJH?DEVSEL#?
TRDY#??RU?STOP#?XQWLO?WKH?FXUUHQW?GDWD?SKDVH?FRPSOHWHV?
H? :KHQHYHU?STOP#?LV?DVVHUWHG??WKH?PDVWHU?PXVW?GHDVVHUW?FRAME#?DV?VRRQ?DV
IRDY#?FDQ?EH?DVVHUWHG?
I? ,I?QRW?DOUHDG\?GHDVVHUWHG??TRDY#??STOP#??DQG?DEVSEL#?PXVW?EH?GHDVVHUWHG
WKH?FORFN?IROORZLQJ?WKH?FRPSOHWLRQ?RI?WKH?ODVW?GDWD?SKDVH?DQG?PXVW?EH?WUL?VWDWHG
WKH?QH[W?FORFN?
??? $Q?DJHQW?FODLPV?WR?EH?WKH?WDUJHW?RI?WKH?DFFHVV?E\?DVVHUWLQJ?DEVSEL#?
??? DEVSEL#?PXVW?EH?DVVHUWHG?ZLWK??RU?SULRU?WR??WKH?HGJH?DW?ZKLFK?WKH?WDUJHW?HQDEOHV?LWV
RXWSXWV??TRDY#??STOP#??RU??RQ?D?UHDG??AD?OLQHV??
??? 2QFH?DEVSEL#?KDV?EHHQ?DVVHUWHG??LW?FDQQRW?EH?GHDVVHUWHG?XQWLO?WKH?ODVW?GDWD?SKDVH
KDV?FRPSOHWHG??H[FHSW?WR?VLJQDO?7DUJHW?$ERUW?
Data Phases
??? 7KH?VRXUFH?RI?WKH?GDWD?LV?UHTXLUHG?WR?DVVHUW?LWV?[RDY#?VLJQDO?XQFRQGLWLRQDOO\?ZKHQ
GDWD?LV?YDOLG??IRDY#?RQ?D?ZULWH?WUDQVDFWLRQ??TRDY#?RQ?D?UHDG?WUDQVDFWLRQ??
??? ’DWD?LV?WUDQVIHUUHG?EHWZHHQ?PDVWHU?DQG?WDUJHW?RQ?HDFK?FORFN?HGJH?IRU?ZKLFK?ERWK
IRDY#?DQG?TRDY#?DUH?DVVHUWHG?
??? /DVW?GDWD?SKDVH?FRPSOHWHV?ZKHQ?
D? FRAME#?LV?GHDVVHUWHG?DQG?TRDY#?LV?DVVHUWHG??QRUPDO?WHUPLQDWLRQ??RU
E? FRAME#?LV?GHDVVHUWHG?DQG?STOP#?LV?DVVHUWHG??WDUJHW?WHUPLQDWLRQ??RU
F? FRAME#?LV?GHDVVHUWHG?DQG?WKH?GHYLFH?VHOHFW?WLPHU?KDV?H[SLUHG??0DVWHU?$ERUW?
RU
G? DEVSEL#?LV?GHDVVHUWHG?DQG?STOP#?LV?DVVHUWHG??7DUJHW?$ERUW??
Revision 2.2
254
??? &RPPLWWLQJ?WR?FRPSOHWH?D?GDWD?SKDVH?RFFXUV?ZKHQ?WKH?WDUJHW?DVVHUWV?HLWKHU?TRDY#
RU?STOP#???7KH?WDUJHW?FRPPLWV?WR?
D? 7UDQVIHU?GDWD?LQ?WKH?FXUUHQW?GDWD?SKDVH?DQG?FRQWLQXH?WKH?WUDQVDFWLRQ??LI?D?EXUVW?
E\?DVVHUWLQJ?TRDY#?DQG?QRW?DVVHUWLQJ?STOP#?
E? 7UDQVIHU?GDWD?LQ?WKH?FXUUHQW?GDWD?SKDVH?DQG?WHUPLQDWH?WKH?WUDQVDFWLRQ?E\?DVVHUWLQJ
ERWK?TRDY#?DQG?STOP#?
F? 1RW?WUDQVIHU?GDWD?LQ?WKH?FXUUHQW?GDWD?SKDVH?DQG?WHUPLQDWH?WKH?WUDQVDFWLRQ?E\
DVVHUWLQJ?STOP#?DQG?GHDVVHUWLQJ?TRDY#?
G? 1RW?WUDQVIHU?GDWD?LQ?WKH?FXUUHQW?GDWD?SKDVH?DQG?WHUPLQDWH?WKH?WUDQVDFWLRQ?ZLWK?DQ
HUURU?FRQGLWLRQ??7DUJHW?$ERUW??E\?DVVHUWLQJ?STOP#?DQG?GHDVVHUWLQJ?TRDY#?DQG
DEVSEL#?
??? 7KH?WDUJHW?KDV?QRW?FRPPLWWHG?WR?FRPSOHWH?WKH?FXUUHQW?GDWD?SKDVH?ZKLOH?TRDY#?DQG
STOP#?DUH?ERWK?GHDVVHUWHG???7KH?WDUJHW?LV?VLPSO\?LQVHUWLQJ?ZDLW?VWDWHV?
Arbitration
??? 7KH?DJHQW?LV?SHUPLWWHG?WR?VWDUW?D?WUDQVDFWLRQ?RQO\?LQ?WKH?IROORZLQJ?WZR?FDVHV?
D? GNT#?LV?DVVHUWHG?DQG?WKH?EXV?LV?LGOH??FRAME#?DQG?IRDY#?DUH?GHDVVHUWHG??
E? GNT#?LV?DVVHUWHG?LQ?WKH?ODVW?GDWD?SKDVH?RI?D?WUDQVDFWLRQ?DQG?WKH?DJHQW?LV?VWDUWLQJ?D
QHZ?WUDQVDFWLRQ?XVLQJ?IDVW?EDFN?WR?EDFN?WLPLQJ??FRAME#?LV?GHDVVHUWHG?DQG
TRDY#?RU?STOP#?LV?DVVHUWHG?RU?WKH?WUDQVDFWLRQ?WHUPLQDWHV?ZLWK?0DVWHU?$ERUW??
??? 7KH?DUELWHU?PD\?GHDVVHUW?DQ?DJHQW?V?GNT#?RQ?DQ\?FORFN?
??? 2QFH?DVVHUWHG??GNT#?PD\?EH?GHDVVHUWHG?DFFRUGLQJ?WR?WKH?IROORZLQJ?UXOHV?
D? ,I?GNT#?LV?GHDVVHUWHG?DQG?FRAME#?LV?DVVHUWHG?RQ?WKH?VDPH?FORFN??WKH?EXV
WUDQVDFWLRQ?LV?YDOLG?DQG?ZLOO?FRQWLQXH?
E? 2QH?GNT#?FDQ?EH?GHDVVHUWHG?FRLQFLGHQW?ZLWK?DQRWKHU?GNT# EHLQJ?DVVHUWHG?LI
WKH?EXV?LV?QRW?LQ?WKH?,GOH?VWDWH???2WKHUZLVH??D?RQH?FORFN?GHOD\?LV?UHTXLUHG?EHWZHHQ
WKH?GHDVVHUWLRQ?RI?D?GNT#?DQG?WKH?DVVHUWLRQ?RI?WKH?QH[W?GNT#?RU?HOVH?WKHUH?PD\
EH?FRQWHQWLRQ?RQ?WKH?AD?OLQHV?DQG?PAR?
F? :KLOH?FRAME#?LV?GHDVVHUWHG??GNT#?PD\?EH?GHDVVHUWHG?DW?DQ\?WLPH?LQ?RUGHU?WR
VHUYLFH?D?KLJKHU?SULRULW\ ?? ?PDVWHU?RU?LQ?UHVSRQVH?WR?WKH?DVVRFLDWHG?REQ#?EHLQJ
GHDVVHUWHG?
??? :KHQ?WKH?DUELWHU?DVVHUWV?DQ?DJHQW?V?GNT#?DQG?WKH?EXV?LV?LQ?WKH?,GOH?VWDWH??WKDW?DJHQW
PXVW?HQDEOH?LWV?AD[31::00]??C/BE[3::0]#??DQG??RQH?FORFN?ODWHU??PAR?RXWSXW?EXIIHUV
ZLWKLQ?HLJKW?3&,?FORFNV??UHTXLUHG???ZKLOH?WZR?WKUHH?FORFNV?LV?UHFRPPHQGHG?
Latency
25. All targets are required to complete the initial data phase of a transaction (read or
write) within 16 clocks from the assertion of FRAME#. Host bus bridges have an
exception (refer to Section 3.5.1.1.).
56 Higher priority here does not imply a fixed priority arbitration, but refers to the agent that would win
arbitration at a given instant in time.
Revision 2.2
255
26. The target is required to complete a subsequent data phase within eight clocks from
the completion of the previous data phase.
27. A master is required to assert its IRDY# within eight clocks for any given data phase
(initial and subsequent).
Device Selection
28. A target must do a full decode before driving/asserting DEVSEL# or any other
target response signal.
29. A target must assert DEVSEL# (claim the transaction) before it is allowed to issue
any other target response.
30. In all cases except Target-Abort, once a target asserts DEVSEL# it must not
deassert DEVSEL# until FRAME# is deasserted (IRDY# is asserted) and the last
data phase has completed.
31. A PCI device is a target of a Type 0 configuration transaction (read or write) only if
its IDSEL is asserted, and AD[1::0] are “00” during the address phase of the
command.
Parity
??? 3DULW\?LV?JHQHUDWHG?DFFRUGLQJ?WR?WKH?IROORZLQJ?UXOHV?
D? 3DULW\?LV?FDOFXODWHG?WKH?VDPH?RQ?DOO?3&,?WUDQVDFWLRQV?UHJDUGOHVV?RI?WKH?W\SH?RU
IRUP?
E? 7KH?QXPEHU?RI?‡?·V?RQ?AD[31::00]??C/BE[3::0]#??DQG?PAR?HTXDOV?DQ?HYHQ
QXPEHU?
F? 7KH?QXPEHU?RI?‡?·V?RQ?AD[63::32]??C/BE[7::4]#??DQG?PAR64?HTXDOV?DQ?HYHQ
QXPEHU?
G? *HQHUDWLQJ?SDULW\?LV?QRW?RSWLRQDO??LW?PXVW?EH?GRQH?E\?DOO?3&,?FRPSOLDQW?GHYLFHV?
33. Only the master of a corrupted data transfer is allowed to report parity errors to
software using mechanisms other than PERR# (i.e., requesting an interrupt or
asserting SERR#). In some cases, the master delegates this responsibility to a PCI-
to-PCI bridge handling posted memory write data. See the PCI-to-PCI Bridge
Architecture Specification for details.
Revision 2.2
256
Revision 2.2
257
Appendix D
Class Codes
7KLV?DSSHQGL[?GHVFULEHV?WKH?FXUUHQW?&ODVV?&RGH?HQFRGLQJV???7KLV?OLVW?PD\?EH?HQKDQFHG?DW
DQ\?WLPH???7KH?3&,?6,*?ZHE?SDJHV?FRQWDLQ?WKH?ODWHVW?YHUVLRQ???&RPSDQLHV?ZLVKLQJ?WR
GHILQH?D?QHZ?HQFRGLQJ?VKRXOG?FRQWDFW?WKH?3&,?6,*???$OO?XQVSHFLILHG?YDOXHV?DUH?UHVHUYHG
IRU?6,*?DVVLJQPHQW?
Base Class Meaning
00h Device was built before Class Code
definitions were finalized
01h Mass storage controller
02h Network controller
03h Display controller
04h Multimedia device
05h Memory controller
06h Bridge device
07h Simple communication controllers
08h Base system peripherals
09h Input devices
0Ah Docking stations
0Bh Processors
0Ch Serial bus controllers
0Dh Wireless controller
0Eh Intelligent I/O controllers
0Fh Satellite communication controllers
10h Encryption/Decryption controllers
11h Data acquisition and signal processing
controllers
12h - FEh Reserved
FFh Device does not fit in any defined classes
Revision 2.2
258
%DVH?&ODVV???K
7KLV?EDVH?FODVV?LV?GHILQHG?WR?SURYLGH?EDFNZDUG?FRPSDWLELOLW\?IRU?GHYLFHV?WKDW?ZHUH?EXLOW
EHIRUH?WKH?&ODVV?&RGH?ILHOG?ZDV?GHILQHG???1R?QHZ?GHYLFHV?VKRXOG?XVH?WKLV?YDOXH?DQG
H[LVWLQJ?GHYLFHV?VKRXOG?VZLWFK?WR?D?PRUH?DSSURSULDWH?YDOXH?LI?SRVVLEOH?
)RU?FODVV?FRGHV?ZLWK?WKLV?EDVH?FODVV?YDOXH??WKHUH?DUH?WZR?GHILQHG?YDOXHV?IRU?WKH?UHPDLQLQJ
ILHOGV?DV?VKRZQ?LQ?WKH?WDEOH?EHORZ???$OO?RWKHU?YDOXHV?DUH?UHVHUYHG?
Base Class Sub-Class Interface Meaning
00h
00h 00h All currently implemented devices
except VGA-compatible devices
01h 00h VGA-compatible device
%DVH?&ODVV???K
7KLV?EDVH?FODVV?LV?GHILQHG?IRU?DOO?W\SHV?RI?PDVV?VWRUDJH?FRQWUROOHUV???6HYHUDO?VXE?FODVV
YDOXHV?DUH?GHILQHG???7KH?,’(?FRQWUROOHU?FODVV?LV?WKH?RQO\?RQH?WKDW?KDV?D?VSHFLILF?UHJLVWHU?
OHYHO?SURJUDPPLQJ?LQWHUIDFH?GHILQHG?
Base Class Sub-Class Interface Meaning
00h 00h SCSI bus controller
01h xxh IDE controller (see below)
01h 02h 00h Floppy disk controller
03h 00h IPI bus controller
04h 00h RAID controller
80h 00h Other mass storage controller
)LJXUH?’?????3URJUDPPLQJ?,QWHUIDFH?%\WH?/D\RXW?IRU?,’(?&RQWUROOHU?&ODVV?&RGH
7KH?3&,?6,*?GRFXPHQW?3&,?,’(?&RQWUROOHU?6SHFLILFDWLRQ?FRPSOHWHO\?GHVFULEHV?WKH
OD\RXW?DQG?PHDQLQJ?RI?ELWV???WKURXJK???LQ?WKH?3URJUDPPLQJ?,QWHUIDFH?E\WH???7KH
GRFXPHQW?%XV?0DVWHU?3URJUDPPLQJ?,QWHUIDFH?IRU?,’(?$7$?&RQWUROOHUV?GHVFULEHV?WKH
PHDQLQJ?RI?ELW???LQ?WKH?3URJUDPPLQJ?,QWHUIDFH?E\WH???7KLV?GRFXPHQW?FDQ?EH?REWDLQHG?YLD
)$;?E\?FDOOLQJ???????????????DQG?UHTXHVWLQJ?GRFXPHQW??????
Revision 2.2
259
%DVH?&ODVV???K
7KLV?EDVH?FODVV?LV?GHILQHG?IRU?DOO?W\SHV?RI?QHWZRUN?FRQWUROOHUV???6HYHUDO?VXE?FODVV?YDOXHV
DUH?GHILQHG???7KHUH?DUH?QR?UHJLVWHU?OHYHO?SURJUDPPLQJ?LQWHUIDFHV?GHILQHG?
Base Class Sub-Class Interface Meaning
00h 00h Ethernet controller
02h 01h 00h Token Ring controller
02h 00h FDDI controller
03h 00h ATM controller
04h 00h ISDN controller
80h 00h Other network controller
%DVH?&ODVV???K
7KLV?EDVH?FODVV?LV?GHILQHG?IRU?DOO?W\SHV?RI?GLVSOD\?FRQWUROOHUV???)RU?9*$?GHYLFHV??6XE?
&ODVV???K???WKH?SURJUDPPLQJ?LQWHUIDFH?E\WH?LV?GLYLGHG?LQWR?D?ELW?ILHOG?WKDW?LGHQWLILHV
DGGLWLRQDO?YLGHR?FRQWUROOHU?FRPSDWLELOLWLHV???$?GHYLFH?FDQ?VXSSRUW?PXOWLSOH?LQWHUIDFHV?E\
XVLQJ?WKH?ELW?PDS?WR?LQGLFDWH?ZKLFK?LQWHUIDFHV?DUH?VXSSRUWHG???)RU?WKH?;*$?GHYLFHV??6XE?
&ODVV???K???RQO\?WKH?VWDQGDUG?;*$?LQWHUIDFH?LV?GHILQHG???6XE?&ODVV???K?LV?IRU?FRQWUROOHUV
WKDW?KDYH?KDUGZDUH?VXSSRUW?IRU??’?RSHUDWLRQV?DQG?DUH?QRW?9*$?FRPSDWLEOH?
Base Class Sub-Class Interface Meaning
00000000b VGA-compatible controller. Memory
addresses 0A0000h through
0BFFFFh. I/O addresses 3B0h to
3BBh and 3C0h to 3DFh and all
aliases of these addresses.
03h 00h 00000001b 8514-compatible controller -- 2E8h
and its aliases, 2EAh-2EFh
01h 00h XGA controller
02h 00h 3D controller
80h 00h Other display controller
%DVH?&ODVV???K
7KLV?EDVH?FODVV?LV?GHILQHG?IRU?DOO?W\SHV?RI?PXOWLPHGLD?GHYLFHV???6HYHUDO?VXE?FODVV?YDOXHV
DUH?GHILQHG???7KHUH?DUH?QR?UHJLVWHU?OHYHO?SURJUDPPLQJ?LQWHUIDFHV?GHILQHG?
Base Class Sub-Class Interface Meaning
00h 00h Video device
01h 00h Audio device
04h 02h 00h Computer telephony device
80h 00h Other multimedia device
Revision 2.2
260
%DVH?&ODVV???K
7KLV?EDVH?FODVV?LV?GHILQHG?IRU?DOO?W\SHV?RI?PHPRU\?FRQWUROOHUV??UHIHU?WR?6HFWLRQ??????????
6HYHUDO?VXE?FODVV?YDOXHV?DUH?GHILQHG???7KHUH?DUH?QR?UHJLVWHU?OHYHO?SURJUDPPLQJ?LQWHUIDFHV
GHILQHG?
Base Class Sub-Class Interface Meaning
00h 00h RAM
05h 01h 00h Flash
80h 00h Other memory controller
%DVH?&ODVV???K
7KLV?EDVH?FODVV?LV?GHILQHG?IRU?DOO?W\SHV?RI?EULGJH?GHYLFHV???$?3&,?EULGJH?LV?DQ\?3&,?GHYLFH
WKDW?PDSV?3&,?UHVRXUFHV??PHPRU\?RU?,?2??IURP?RQH?VLGH?RI?WKH?GHYLFH?WR?WKH?RWKHU?
6HYHUDO?VXE?FODVV?YDOXHV?DUH?GHILQHG?
Base Class Sub-Class Interface Meaning
00h 00h Host bridge
01h 00h ISA bridge
02h 00h EISA bridge
06h 03h 00h MCA bridge
00h PCI-to-PCI bridge
04h 01h Subtractive Decode PCI-to-PCI
bridge. This interface code identifies
the PCI-to-PCI bridge as a device that
supports subtractive decoding in
addition to all the currently defined
functions of a PCI-to-PCI bridge.
05h 00h PCMCIA bridge
06h 00h NuBus bridge
07h 00h CardBus bridge
08h xxh RACEway bridge (see below)
80h 00h Other bridge device
5$&(ZD\?LV?DQ?$16,?VWDQGDUG??$16,?9,7$?????????VZLWFKLQJ?IDEULF???)RU?WKH
3URJUDPPLQJ?,QWHUIDFH?ELWV??>???@?DUH?UHVHUYHG??UHDG?RQO\??DQG?UHWXUQ?]HURV???%LW???GHILQHV
WKH?RSHUDWLRQ?PRGH?DQG?LV?UHDG?RQO\?
????7UDQVSDUHQW?PRGH
????(QG?SRLQW?PRGH
Revision 2.2
261
Base Class 07h
7KLV?EDVH?FODVV?LV?GHILQHG?IRU?DOO?W\SHV?RI?VLPSOH?FRPPXQLFDWLRQV?FRQWUROOHUV???6HYHUDO
VXE?FODVV?YDOXHV?DUH?GHILQHG??VRPH?RI?WKHVH?KDYLQJ?VSHFLILF?ZHOO?NQRZQ?UHJLVWHU?OHYHO
SURJUDPPLQJ?LQWHUIDFHV?
Base Class Sub-Class Interface Meaning
00h Generic XT-compatible serial
controller
00h 01h 16450-compatible serial controller
02h 16550-compatible serial controller
03h 16650-compatible serial controller
04h 16750-compatible serial controller
05h 16850-compatible serial controller
06h 16950-compatible serial controller
00h Parallel port
01h Bi-directional parallel port
01h 02h ECP 1.X compliant parallel port
03h IEEE1284 controller
FEh IEEE1284 target device (not a
controller)
07h 02h 00h Multiport serial controller
00h Generic modem
01h Hayes compatible modem, 16450-
compatible interface (see below)
03h 02h Hayes compatible modem, 16550-
compatible interface (see below)
03h Hayes compatible modem, 16650-
compatible interface (see below)
04h Hayes compatible modem, 16750-
compatible interface (see below)
80h 00h Other communications device
)RU?+D\HV?FRPSDWLEOH?PRGHPV??WKH?ILUVW?EDVH?DGGUHVV?UHJLVWHU??DW?RIIVHW???K??PDSV?WKH
DSSURSULDWH?FRPSDWLEOH??L?H?????????????????HWF???UHJLVWHU?VHW?IRU?WKH?VHULDO?FRQWUROOHU?DW
WKH?EHJLQQLQJ?RI??WKH?PDSSHG?VSDFH???1RWH?WKDW?WKHVH?UHJLVWHUV?FDQ?EH?HLWKHU?PHPRU\?RU
,?2?PDSSHG?GHSHQGLQJ?ZKDW?NLQG?RI?%$5?LV?XVHG?
Revision 2.2
262
%DVH?&ODVV???K
7KLV?EDVH?FODVV?LV?GHILQHG?IRU?DOO?W\SHV?RI?JHQHULF?V\VWHP?SHULSKHUDOV???6HYHUDO?VXE?FODVV
YDOXHV?DUH?GHILQHG??PRVW?RI?WKHVH?KDYLQJ?D?VSHFLILF?ZHOO?NQRZQ?UHJLVWHU?OHYHO
SURJUDPPLQJ?LQWHUIDFH?
Base Class Sub-Class Interface Meaning
00h Generic 8259 PIC
01h ISA PIC
02h EISA PIC
00h 10h I/O APIC interrupt controller (see
below)
20h I/O(x) APIC interrupt controller
00h Generic 8237 DMA controller
01h 01h ISA DMA controller
08h 02h EISA DMA controller
00h Generic 8254 system timer
02h 01h ISA system timer.
02h EISA system timers (two timers)
03h 00h Generic RTC controller
01h ISA RTC controller
04h 00h Generic PCI Hot-Plug controller
80h 00h Other system peripheral
)RU?,?2?$3,&?,QWHUUXSW?&RQWUROOHU??WKH?%DVH?$GGUHVV?5HJLVWHU?DW?RIIVHW??[???LV?XVHG?WR
UHTXHVW?D?PLQLPXP?RI????E\WHV?RI?QRQ?SUHIHWFKDEOH?PHPRU\???7ZR?UHJLVWHUV?ZLWKLQ?WKDW
VSDFH?DUH?ORFDWHG?DW?%DVH??[????,?2?6HOHFW?5HJLVWHU??DQG?%DVH??[????,?2?:LQGRZ
5HJLVWHU????)RU?D?IXOO?GHVFULSWLRQ?RI?WKH?XVH?RI?WKHVH?UHJLVWHUV??UHIHU?WR?WKH?GDWD?VKHHW?IRU
WKH?,QWHO?????(%?LQ?WKH?????????????3&,VHW?(,6$?%ULGJH?’DWDERRN?????????????
Revision 2.2
263
%DVH?&ODVV???K
7KLV?EDVH?FODVV?LV?GHILQHG?IRU?DOO?W\SHV?RI?LQSXW?GHYLFHV???6HYHUDO?VXE?FODVV?YDOXHV?DUH
GHILQHG???$?UHJLVWHU?OHYHO?SURJUDPPLQJ?LQWHUIDFH?LV?GHILQHG?IRU?JDPHSRUW?FRQWUROOHUV?
Base Class Sub-Class Interface Meaning
00h 00h Keyboard controller
01h 00h Digitizer (pen)
02h 00h Mouse controller
09h 03h 00h Scanner controller
04h 00h Gameport controller (generic)
10h Gameport controller (see below)
80h 00h Other input controller
$?JDPHSRUW?FRQWUROOHU?ZLWK?D?3URJUDPPLQJ?,QWHUIDFH? ???K?LQGLFDWHV?WKDW?DQ\?%DVH
$GGUHVV?UHJLVWHUV?LQ?WKLV?IXQFWLRQ?WKDW?UHTXHVW?DVVLJQ?,?2?DGGUHVV?VSDFH??WKH?UHJLVWHUV?LQ
WKDW?,?2?VSDFH?FRQIRUP?WR?WKH?VWDQGDUG??OHJDF\¶?JDPH?SRUWV???7KH?E\WH?DW?RIIVHW???K?LQ?DQ
,?2?UHJLRQ?EHKDYHV?DV?D?OHJDF\?JDPHSRUW?LQWHUIDFH?ZKHUH?UHDGV?WR?WKH?E\WH?UHWXUQ
MR\VWLFN?JDPHSDG?LQIRUPDWLRQ??DQG?ZULWHV?WR?WKH?E\WH?VWDUW?WKH?5&?WLPHU???7KH?E\WH?DW
RIIVHW???K?LV?DQ?DOLDV?RI?WKH?E\WH?DW?RIIVHW???K???$OO?RWKHU?E\WHV?LQ?DQ?,?2?UHJLRQ?DUH
XQVSHFLILHG?DQG?FDQ?EH?XVHG?LQ?YHQGRU?XQLTXH?ZD\V?
%DVH?&ODVV??$K
7KLV?EDVH?FODVV?LV?GHILQHG?IRU?DOO?W\SHV?RI?GRFNLQJ?VWDWLRQV???1R?VSHFLILF?UHJLVWHU?OHYHO
SURJUDPPLQJ?LQWHUIDFHV?DUH?GHILQHG?
Base Class Sub-Class Interface Meaning
0Ah 00h 00h Generic docking station
80h 00h Other type of docking station
%DVH?&ODVV??%K
7KLV?EDVH?FODVV?LV?GHILQHG?IRU?DOO?W\SHV?RI?SURFHVVRUV???6HYHUDO?VXE?FODVV?YDOXHV?DUH
GHILQHG?FRUUHVSRQGLQJ?WR?GLIIHUHQW?SURFHVVRU?W\SHV?RU?LQVWUXFWLRQ?VHWV???7KHUH?DUH?QR
VSHFLILF?UHJLVWHU?OHYHO?SURJUDPPLQJ?LQWHUIDFHV?GHILQHG?
Base Class Sub-Class Interface Meaning
00h 00h 386
01h 00h 486
0Bh 02h 00h Pentium
10h 00h Alpha
20h 00h PowerPC
30h 00h MIPS
40h 00h Co-processor
Revision 2.2
264
%DVH?&ODVV??&K
7KLV?EDVH?FODVV?LV?GHILQHG?IRU?DOO?W\SHV?RI?VHULDO?EXV?FRQWUROOHUV???6HYHUDO?VXE?FODVV?YDOXHV
DUH?GHILQHG???7KHUH?DUH?VSHFLILF?UHJLVWHU?OHYHO?SURJUDPPLQJ?LQWHUIDFHV?GHILQHG?IRU
8QLYHUVDO?6HULDO?%XV?FRQWUROOHUV?DQG?,(((??????FRQWUROOHUV?
Base Class Sub-Class Interface Meaning
00 00h IEEE 1394 (FireWire)
10h IEEE 1394 following the 1394
OpenHCI specification
01h 00h ACCESS.bus
02h 00h SSA
00h Universal Serial Bus (USB) following
the Universal Host Controller
Specification
0Ch 03h 10h Universal Serial Bus (USB) following
the Open Host Controller Specification
80h Universal Serial Bus with no specific
programming interface
FEh USB device (not host controller)
04h 00h Fibre Channel
05h 00h SMBus (System Management Bus)
%DVH?&ODVV??’K
7KLV?EDVH?FODVV?LV?GHILQHG?IRU?DOO?W\SHV?RI?ZLUHOHVV?FRQWUROOHUV???6HYHUDO?VXE?FODVV?YDOXHV
DUH?GHILQHG???7KHUH?DUH?QR?VSHFLILF?UHJLVWHU?OHYHO?SURJUDPPLQJ?LQWHUIDFHV?GHILQHG?
Base Class Sub-Class Interface Meaning
00 00h iRDA compatible controller
0Dh 01h 00h Consumer IR controller
10h 00h RF controller
80h 00h Other type of wireless controller
%DVH?&ODVV??(K
7KLV?EDVH?FODVV?LV?GHILQHG?IRU?LQWHOOLJHQW?,?2?FRQWUROOHUV???7KH?SULPDU\?FKDUDFWHULVWLF?RI
WKLV?EDVH?FODVV?LV?WKDW?WKH?,?2?IXQFWLRQ?SURYLGHG?IROORZV?VRPH?VRUW?RI?JHQHULF?GHILQLWLRQ
IRU?DQ?,?2?FRQWUROOHU?
Base Class Sub-Class Interface Meaning
0Eh 00 xxh Intelligent I/O (I2O) Architecture
Specification 1.0
00h Message FIFO at offset 040h
7KH?VSHFLILFDWLRQ?IRU?,QWHOOLJHQW?,?2?$UFKLWHFWXUH?,?2?FDQ?EH?GRZQORDGHG?IURP?
?IWS?LQWHO?FRP?SXE?,$/?L?R?
Revision 2.2
265
%DVH?&ODVV??)K
7KLV?EDVH?FODVV?LV?GHILQHG?IRU?VDWHOOLWH?FRPPXQLFDWLRQ?FRQWUROOHUV???&RQWUROOHUV?RI?WKLV
W\SH?DUH?XVHG?WR?FRPPXQLFDWH?ZLWK?VDWHOOLWHV?
Base Class Sub-Class Interface Meaning
01h 00h TV
0Fh 02h 00h Audio
03h 00h Voice
04h 00h Data
%DVH?&ODVV???K
7KLV?EDVH?FODVV?LV?GHILQHG?IRU?DOO?W\SHV?RI?HQFU\SWLRQ?DQG?GHFU\SWLRQ?FRQWUROOHUV???6HYHUDO
VXE?FODVV?YDOXHV?DUH?GHILQHG???7KHUH?DUH?QR?UHJLVWHU?OHYHO?LQWHUIDFHV?GHILQHG?
Base Class Sub-Class Interface Meaning
00h 00h 1HWZRUN?DQG?FRPSXWLQJ?HQ?GHFU\SWLRQ
10h 10h 00h (QWHUWDLQPHQW?HQ?GHFU\SWLRQ
80h 00h Other en/decryption
%DVH?&ODVV???K
7KLV?EDVH?FODVV?LV?GHILQHG?IRU?DOO?W\SHV?RI?GDWD?DFTXLVLWLRQ?DQG?VLJQDO?SURFHVVLQJ
FRQWUROOHUV???6HYHUDO?VXE?FODVV?YDOXHV?DUH?GHILQHG???7KHUH?DUH?QR?UHJLVWHU?OHYHO?LQWHUIDFHV
GHILQHG?
Base Class Sub-Class Interface Meaning
00h 00h ’3,2?PRGXOHV
11h 80h 00h 2WKHU?GDWD?DFTXLVLWLRQ?VLJQDO
SURFHVVLQJ?FRQWUROOHUV
Revision 2.2
266
Revision 2.2
267
Appendix E
System Transaction Ordering
Many programming tasks, especially those controlling intelligent peripheral devices
common in PCI systems, require specific events to occur in a specific order. If the
events generated by the program do not occur in the hardware in the order intended by
the software, a peripheral device may behave in a totally unexpected way. PCI
transaction ordering rules are written to give hardware the flexibility to optimize
performance by rearranging certain events that do not affect device operation, yet strictly
enforce the order of events that do affect device operation.
One performance optimization that PCI systems are allowed to do is the posting of
memory write transactions. Posting means the transaction is captured by an intermediate
agent; e.g., a bridge from one bus to another, so that the transaction completes at the
source before it actually completes at the intended destination. This allows the source to
proceed with the next operation while the transaction is still making its way through the
system to its ultimate destination.
While posting improves system performance, it complicates event ordering. Since the
source of a write transaction proceeds before the write actually reaches its destination,
other events that the programmer intended to happen after the write may happen before
the write. Many of the PCI ordering rules focus on posting buffers requiring them to be
flushed to keep this situation from causing problems.
If the buffer flushing rules are not written carefully, however, deadlock can occur. The
rest of the PCI transaction ordering rules prevent the system buses from deadlocking
when posting buffers must be flushed.
Simple devices do not post outbound transactions. Therefore, their requirements are
much simpler than those presented here for bridges. Refer to Section 3.2.5.1. for the
requirements for simple devices.
The focus of the remainder of this appendix is on a PCI-to-PCI bridge. This allows the
same terminology to be used to describe a transaction initiated on either interface and is
easier to understand. To apply these rules to other bridges, replace a PCI transaction
type with its equivalent transaction type of the host bus (or other specific bus). While
the discussion focuses on a PCI-to-PCI bridge, the concepts can be applied to all bridges.
Revision 2.2
268
The ordering rules for a specific implementation may vary. This appendix covers the
rules for all accesses traversing a bridge assuming that the bridge can handle multiple
transactions at the same time in each direction. Simpler implementations are possible
but are not discussed here.
E.1 Producer - Consumer Ordering Model
The Producer - Consumer model for data movement between two masters is an example
of a system that would require this kind of ordering. In this model, one agent, the
Producer, produces or creates the data and another agent, the Consumer, consumes or
uses the data. The Producer and Consumer communicate between each other via a flag
and a status element. The Producer sets the flag when all the data has been written and
then waits for a completion status code. The Consumer waits until it finds the flag set,
then it resets the flag, consumes the data, and writes the completion status code. When
the Producer finds the completion status code, it clears it and the sequence repeats.
Obviously, the order in which the flag and data are written is important. If some of the
Producer’s data writes were posted, then without buffer-flushing rules it might be
possible for the Consumer to see the flag set before the data writes had completed. The
PCI ordering rules are written such that no matter which writes are posted, the Consumer
can never see the flag set and read the data until the data writes are finished. This
specification refers to this condition as “having a consistent view of data.” Notice that if
the Consumer were to pass information back to the Producer in addition to the status
code, the order of writing this additional information and the status code becomes
important, just as it was for the data and flag.
In practice, the flag might be a doorbell register in a device or it might be a main-
memory pointer to data located somewhere else in memory. And the Consumer might
signal the Producer using an interrupt or another doorbell register, rather than having the
Producer poll the status element. But in all cases, the basic need remains the same; the
Producer’s writes to the data area must complete before the Consumer observes that the
flag has been set and reads the data.
This model allows the data, the flag, the status element, the Producer, and the Consumer
to reside anywhere in the system. Each of these can reside on different buses and the
ordering rules maintain a consistent view of the data. For example, in Figure E-1, the
agent producing the data, the flag, and the status element reside on Bus 1, while the
actual data and the Consumer of the data both reside on Bus 0. The Producer writes the
last data and the PCI-to-PCI bridge between Bus 0 and 1 completes the access by posting
the data. The Producer of the data then writes the flag changing its status to indicate that
the data is now valid for the Consumer to use. In this case, the flag has been set before
the final datum has actually been written (to the final destination). PCI ordering rules
require that when the Consumer of the data reads the flag (to determine if the data is
valid), the read will cause the PCI-to-PCI bridge to flush the posted write data to the
final destination before completing the read. When the Consumer determines the data is
valid by checking the flag, the data is actually at the final destination.
Revision 2.2
269
PCI-PCI
Bridge
Producer
Flag
PCI Bus 1
PCI Bus 0
Consumer
Data
Status
)LJXUH?(?????([DPSOH?3URGXFHU???&RQVXPHU?0RGHO
The ordering rules lead to the same results regardless of where the Producer, the
Consumer, the data, the flag, and the status element actually reside. The data is always
at the final destination before the Consumer can read the flag. This is true even when all
five reside on different bus segments of the system. In one configuration, the data will
be forced to the final destination when the Consumer reads the flag. In another
configuration, the read of the flag occurs without forcing the data to its final destination;
however, the read request of the actual data pushes the final datum to the final
destination before completing the read.
A system may have multiple Producer-Consumer pairs operating simultaneously, with
different data - flag-status sets located all around the system. But since only one
Producer can write to a single data-flag set, there are no ordering requirements between
different masters. Writes from one master on one bus may occur in one order on one
bus, with respect to another master’s writes, and occur in another order on another bus.
In this case, the rules allow for some writes to be rearranged; for example, an agent on
Bus 1 may see Transaction A from a master on Bus 1 complete first, followed by
Transaction B from another master on Bus 0. An agent on Bus 0 may see Transaction B
complete first followed by Transaction A. Even though the actual transactions complete
in a different order, this causes no problem since the different masters must be
addressing different data-flag sets.
E.2. Summary of PCI Ordering Requirements
Following is a summary of the general PCI ordering requirements presented in
Section 3.2.5. These requirements apply to all PCI transactions, whether they are using
Delayed Transactions or not.
General Requirements
1. The order of a transaction is determined when it completes. Transactions terminated
with Retry are only requests and can be handled by the system in any order.
Revision 2.2
270
2. Memory writes can be posted in both directions in a bridge. I/O and Configuration
writes are not posted. (I/O writes can be posted in the Host Bridge, but some
restrictions apply.) Read transactions (Memory, I/O, or Configuration) are not
posted.
3. Posted memory writes moving in the same direction through a bridge will complete
on the destination bus in the same order they complete on the originating bus.
4. Write transactions crossing a bridge in opposite directions have no ordering
relationship.
5. A read transaction must push ahead of it through the bridge any posted writes
originating on the same side of the bridge and posted before the read. Before the
read transaction can complete on its originating bus, it must pull out of the bridge
any posted writes that originated on the opposite side and were posted before the
read command completes on the read-destination bus.
6. A bridge can never make the acceptance (posting) of a memory write transaction as a
target contingent on the prior completion of a non-locked transaction as a master on
the same bus. Otherwise, a deadlock may occur. Bridges are allowed to refuse to
accept a memory write for temporary conditions which are guaranteed to be resolved
with time. A bridge can make the acceptance of a memory write transaction as a
target contingent on the prior completion of locked transaction as a master only if
the bridge has already established a locked operation with its intended target.
The following is a summary of the PCI ordering requirements specific to Delayed
Transactions, presented in Section 3.3.3.3.
Delayed Transaction Requirements
1. A target that uses Delayed Transactions may be designed to have any number of
Delayed Transactions outstanding at one time.
2. Only non-posted transactions can be handled as Delayed Transactions.
3. A master must repeat any transaction terminated with Retry since the target may be
using a Delayed Transaction.
4. Once a Delayed Request has been attempted on the destination bus, it must continue
to be repeated until it completes on the destination bus. Before it is attempted on the
destination bus, it is only a request and may be discarded at any time.
5. A Delayed Completion can only be discarded when it is a read from a prefetchable
region, or if the master has not repeated the transaction in 2 15 clocks.
6. A target must accept all memory writes addressed to it, even while completing a
request using Delayed Transaction termination.
7. Delayed Requests and Delayed Completions are not required to be kept in their
original order with respect to themselves or each other.
8. Only a Delayed Write Completion can pass a Posted Memory Write. A Posted
Memory Write must be given an opportunity to pass everything except another
Posted Memory Write.
Revision 2.2
271
9. A single master may have any number of outstanding requests terminated with
Retry. However, if a master requires one transaction to be completed before another,
it cannot attempt the second one on PCI until the first one has completed.
E.3. Ordering of Requests
A transaction is considered to be a request when it is presented on the bus. When the
transaction is terminated with Retry, it is still considered a request. A transaction
becomes complete or a completion when data actually transfers (or is terminated with
Master-Abort or Target-Abort). The following discussion will refer to transactions as
being a request or completion depending on the success of the transaction.
A transaction that is terminated with Retry has no ordering relationship with any other
access. Ordering of accesses is only determined when an access completes (transfers
data). For example, four masters A, B, C, and D reside on the same bus segment and all
desire to generate an access on the bus. For this example, each agent can only request a
single transaction at a time and will not request another until the current access
completes. The order in which transactions complete are based on the algorithm of the
arbiter and the response of the target, not the order in which each agent’s REQ# signal
was asserted. Assuming that some requests are terminated with Retry, the order in
which they complete is independent of the order they were first requested. By changing
the arbiter’s algorithm, the completion of the transactions can be any sequence (i.e., A,
B, C, and then D or B, D, C, and then A, and so on). Because the arbiter can change the
order in which transactions are requested on the bus, and, therefore, the completion of
such transactions, the system is allowed to complete them in any order it desires. This
means that a request from any agent has no relationship with a request from any other
agent. The only exception to this rule is when LOCK# is used, which is described later.
Take the same four masters (A, B, C, and D) used in the previous paragraph and
integrate them onto a single piece of silicon (a multi-function device). For a multi-
function device, the four masters operate independent of each other, and each function
only presents a single request on the bus for this discussion. The order their requests
complete is the same as if they where separate agents and not a multi-function device,
which is based on the arbitration algorithm. Therefore, multiple requests from a single
agent may complete in any order, since they have no relationship to each other.
Another device, not a multi-function device, has multiple internal resources that can
generate transactions on the bus. If these different sources have some ordering
relationship, then the device must ensure that only a single request is presented on the
bus at any one time. The agent must not attempt a subsequent transaction until the
previous transaction completes. For example, a device has two transactions to complete
on the bus, Transaction A and Transaction B and A must complete before B to preserve
internal ordering requirements. In this case, the master cannot attempt B until A has
completed.
The following example would produce inconsistent results if it were allowed to occur.
Transaction A is to a flag that covers data, and Transaction B accesses the actual data
covered by the flag. Transaction A is terminated with Retry, because the addressed
target is currently busy or resides behind a bridge. Transaction B is to a target that is
ready and will complete the request immediately. Consider what happens when these
Revision 2.2
272
two transactions are allowed to complete in the wrong order. If the master allows
Transaction B to be presented on the bus after Transaction A was terminated with Retry,
Transaction B can complete before Transaction A. In this case, the data may be accessed
before it is actually valid. The responsibility to prevent this from occurring rests with
the master, which must block Transaction B from being attempted on the bus until
Transaction A completes. A master presenting multiple transactions on the bus must
ensure that subsequent requests (that have some relationship to a previous request) are
not presented on the bus until the previous request has completed. The system is
allowed to complete multiple requests from the same agent in any order. When a master
allows multiple requests to be presented on the bus without completing, it must repeat
each request independent of how any of the other requests complete.
E.4. Ordering of Delayed Transactions
A Delayed Transaction progresses to completion in three phases:
1. Request by the master
2. Completion of the request by the target
3. Completion of the transaction by the master
During the first phase, the master generates a transaction on the bus, the target decodes
the access, latches the information required to complete the access, and terminates the
request with Retry. The latched request information is referred to as a Delayed Request.
During the second phase, the target independently completes the request on the
destination bus using the latched information from the Delayed Request. The result of
completing the Delayed Request on the destination bus produces a Delayed Completion,
which consists of the latched information of the Delayed Request and the completion
status (and data if a read request). During the third phase, the master successfully re-
arbitrates for the bus and reissues the original request. The target decodes the request
and gives the master the completion status (and data if a read request). At this point, the
Delayed Completion is retired and the transaction has completed.
The number of simultaneous Delayed Transactions a bridge is capable of handling is
limited by the implementation and not by the architecture. Table E-1 represents the
ordering rules when a bridge in the system is capable of allowing multiple transactions to
proceed in each direction at the same time. Each column of the table represents an
access that was accepted by the bridge earlier, while each row represents a transaction
just accepted. The contents of the box indicate what ordering relationship the second
transaction must have to the first.
PMW - Posted Memory Write is a transaction that has completed on the originating bus
before completing on the destination bus and can only occur for Memory Write and
Memory Write and Invalidate commands.
DRR - Delayed Read Request is a transaction that must complete on the destination bus
before completing on the originating bus and can be an I/O Read, Configuration Read,
Memory Read, Memory Read Line, or Memory Read Multiple commands. As
mentioned earlier, once a request has been attempted on the destination bus, it must
continue to be repeated until it completes on the destination bus. Before it is attempted
Revision 2.2
273
on the destination bus the DRR is only a request and may be discarded at any time to
prevent deadlock or improve performance, since the master must repeat the request later.
DWR - Delayed Write Request is a transaction that must complete on the destination bus
before completing on the originating bus and can be an I/O Write or Configuration Write
command. Note: Memory Write and Memory Write and Invalidate commands must be
posted (PMW) and not be completed as DWR. As mentioned earlier, once a request has
been attempted on the destination bus, it must continue to be repeated until it completes.
Before it is attempted on the destination bus, the DWR is only a request and may be
discarded at any time to prevent deadlock or improve performance, since the master
must repeat the request later.
DRC - Delayed Read Completion is a transaction that has completed on the destination
bus and is now moving toward the originating bus to complete. The DRC contains the
data requested by the master and the status of the target (normal, Master-Abort, Target-
Abort, parity error, etc.).
DWC - Delayed Write Completion is a transaction that has completed on the destination
bus and is now moving toward the originating bus. The DWC does not contain the data
of the access, but only status of how it completed (Normal, Master-Abort, Target-Abort,
parity error, etc.). The write data has been written to the specified target.
No - indicates that the subsequent transaction is not allowed to complete before the
previous transaction to preserve ordering in the system. The four No boxes found in
column 2 prevent PMW data from being passed by other accesses and thereby maintain a
consistent view of data in the system.
Yes - indicates that the subsequent transaction must be allowed to complete before the
previous one or a deadlock can occur.
When blocking occurs, the PMW is required to pass the Delayed Transaction. If the
master continues attempting to complete Delayed Requests, it must be fair in attempting
to complete the PMW. There is no ordering violation when these subsequent
transactions complete before a prior transaction.
Yes/No - indicates that the bridge designer may choose to allow the subsequent
transaction to complete before the previous transaction or not. This is allowed since there
are no ordering requirements to meet or deadlocks to avoid. How a bridge designer
chooses to implement these boxes may have a cost impact on the bridge implementation
or performance impact on the system.
Revision 2.2
274
Table E-1: Ordering Rules for a Bridge
Row pass Col.?
PMW
(Col 2)
DRR
(Col 3)
DWR
(Col 4)
DRC
(Col 5)
DWC
(Col 6)
PMW (Row 1) No 1 Yes 5 Yes 5 Yes 7 Yes 7
DRR (Row 2) No 2 Yes/No Yes/No Yes/No Yes/No
DWR (Row 3) No 3 Yes/No Yes/No Yes/No Yes/No
DRC (Row 4) No 4 Yes 6 Yes 6 Yes/No Yes/No
DWC (Row 5) Yes/No Yes 6 Yes 6 Yes/No Yes/No
Rule 1 - A subsequent PMW cannot pass a previously accepted PMW.
(Col 2, Row 1)
Posted Memory write transactions must complete in the order they are
received. If the subsequent write is to the flag that covers the data, the
Consumer may use stale data if write transactions are allowed to pass each
other.
Rule 2 - A read transaction must push posted write data to maintain ordering.
(Col 2, Row 2)
For example, a memory write to a location followed by an immediate
memory read of the same location returns the new value (refer to
Section 3.10, item 6, for possible exceptions). Therefore, a memory read
cannot pass posted write data. An I/O read cannot pass a PMW, because the
read may be ensuring the write data arrives at the final destination.
Rule 3 - A non-postable write transaction must push posted write data to maintain
ordering. (Col 2, Row 3)
A Delayed Write Request may be the flag that covers the data previously
written (PMW), and, therefore, the write flag cannot pass the data that it
potentially covers.
Rule 4 - A read transaction must pull write data back to the originating bus of the
read transaction. (Col 2, Row 4)
For example, the read of a status register of the device writing data to
memory must not complete before the data is pulled back to the originating
bus; otherwise, stale data may be used.
Rule 5 - A Posted Memory Write must be allowed to pass a Delayed Request (read
or write) to avoid deadlocks. (Col 3 and Col 4, Row 1)
A deadlock can occur when bridges that support Delayed Transactions are
used with bridges that do not support Delayed Transactions. Referring to
Figure E-2, a deadlock can occur when Bridge Y (using Delayed
Transactions) is between Bridges X and Z (designed to a previous version of
this specification and not using Delayed Transactions). Master 1 initiates a
read to Target 1 that is forwarded through Bridge X and is queued as a
Delayed Request in Bridge Y. Master 3 initiates a read to Target 3 that is
forwarded through Bridge Z and is queued as a Delayed Request in Bridge
Revision 2.2
275
Y. After Masters 1 and 3 are terminated with Retry, Masters 2 and 4 begin
memory write transactions of a long duration addressing Targets 2 and 4
respectively, which are posted in the write buffers of Bridges X and Z
respectively. When Bridge Y attempts to complete the read in either
direction, Bridges X and Z must flush their posted write buffers before
allowing the Read Request to pass through it.
If the posted write buffers of Bridges X and Z are larger than those of Bridge
Y, Bridge Y’s buffers will fill. If posted write data is not allowed to pass the
DRR, the system will deadlock. Bridge Y cannot discard the read request
since it has been attempted, and it cannot accept any more write data until
the read in the opposite direction is completed. Since this condition exists in
both directions, neither DRR can complete because the other is blocking the
path. Therefore, the PMW data is required to pass the DRR when the DRR
blocks forward progress of PMW data.
The same condition exists when a DWR sits at the head of both queues,
since some old bridges also require the posting buffers to be flushed on a
non-posted write cycle.
Rule 6 – A Delayed Completion (read or write) must be allowed to pass a Delayed
Request (read or write) to avoid deadlocks. (Cols 3 and 4, Rows 4 and 5)
A deadlock can occur when two bridges that support Delayed Transactions
are requesting accesses to each other. The common PCI bus segment is on
the secondary bus of Bridge A and the primary bus for Bridge B. If neither
bridge allows Delayed Completions to pass the Delayed Requests, neither
can make progress.
For example, suppose Bridge A’s request to Bridge B completes on Bridge
B’s secondary bus, and Bridge B’s request completes on Bridge A’s primary
bus. Bridge A’s completion is now behind Bridge B’s request and Bridge
B’s completion is behind Bridge A’s request. If neither bridge allows
completions to pass the requests, then a deadlock occurs because neither
master can make progress.
Rule 7 - A Posted Memory Write must be allowed to pass a Delayed Completion
(read or write) to avoid deadlocks. (Col 5 and Col 6, Row 1)
As in the example for Rule 5, another deadlock can occur in the system
configuration in Figure E-2. In this case, however, a DRC sits at the head of
the queues in both directions of Bridge Y at the same time. Again the old
bridges (X and Z) contain posted write data from another master. The
problem in this case, however, is that the read transaction cannot be repeated
until all the posted write data is flushed out of the old bridge and the master
is allowed to repeat its original request. Eventually, the new bridge cannot
accept any more posted data because its internal buffers are full and it
cannot drain them until the DRC at the other end completes. When this
condition exists in both directions, neither DRC can complete because the
other is blocking the path. Therefore, the PMW data is required to pass the
DRC when the DRC blocks forward progress of PMW data.
The same condition exists when a DWC sits at the head of both queues.
Revision 2.2
276
Transactions that have no ordering constraints
Some transactions enqueued as Delayed Requests or Delayed Completions have no
ordering relationship with any other Delayed Requests or Delayed Completions. The
designer can (for performance or cost reasons) allow or disallow Delayed Requests to
pass other Delayed Requests and Delayed Completions that were previously enqueued.
Delayed Requests can pass other Delayed Requests (Cols 3 and 4, Rows 2 and 3).
Since Delayed Requests have no ordering relationship with other Delayed
Requests, these four boxes are don’t cares.
Delayed Requests can pass Delayed Completions (Col 5 and 6, Rows 2 and 3).
Since Delayed Requests have no ordering relationship with Delayed
Completions, these four boxes are don’t cares.
Delayed Completions can pass other Delayed Completions (Col 5 and 6, Rows 4 and
5).
Since Delayed Completions have no ordering relationship with other Delayed
Completions, these four boxes are don’t cares.
Delayed Write Completions can pass posted memory writes or be blocked by them
(Col 2, Row 5).
If the DWC is allowed to pass a PMW or if it remains in the same order,
there is no deadlock or data inconsistencies in either case. The DWC data
and the PMW data are moving in opposite directions, initiated by masters
residing on different buses accessing targets on different buses.
PCI-PCI
Bridge Y
(pre 2.1)
Master 2
PCI Bus N
PCI-PCI
Bridge X
Master 1
Target 3
(Rev. 2.1)
Master 3
PCI Bus P
PCI-PCI
Bridge Z
Master 4 Target 2
(pre 2.1)
Target 1
Target 4
Figure E-2: Example System with PCI-to-PCI Bridges
E.5. Delayed Transactions and LOCK#
The bridge is required to support LOCK# when a transaction is initiated on its primary
bus (and is using the lock protocol), but is not required to support LOCK# on
transactions that are initiated on its secondary bus. If a locked transaction is initiated on
the primary bus and the bridge is the target, the bridge must adhere to the lock semantics
Revision 2.2
277
defined by this specification. The bridge is required to complete (push) all PMWs
(accepted from the primary bus) onto the secondary bus before attempting the lock on
the secondary bus. The bridge may discard any requests enqueued, allow the locked
transaction to pass the enqueued requests, or simply complete all enqueued transactions
before attempting the locked transaction on the secondary interface. Once a locked
transaction has been enqueued by the bridge, the bridge cannot accept any other
transaction from the primary interface until the lock has completed except for a
continuation of the lock itself by the lock master. Until the lock is established on the
secondary interface, the bridge is allowed to continue enqueuing transactions from the
secondary interface, but not the primary interface. Once lock has been established on the
secondary interface, the bridge cannot accept any posted write data moving toward the
primary interface until LOCK# has been released (FRAME# and LOCK# deasserted on
the same rising clock edge). (In the simplest implementation, the bridge does not accept
any other transactions in either direction once lock is established on the secondary bus,
except for locked transactions from the lock master.) The bridge must complete PMW,
DRC, and DWC transactions moving toward the primary bus before allowing the locked
access to complete on the originating bus. The preceding rules are sufficient for
deadlock free operation. However, an implementation may be more or less restrictive,
but, in all cases must ensure deadlock-free operation.
E.6. Error Conditions
A bridge is free to discard data or status of a transaction that was completed using
Delayed Transaction termination when the master has not repeated the request within 2 10
PCI clocks (about 30 µs at 33 MHz). However, it is recommended that the bridge not
discard the transaction until 2 15 PCI clocks (about 983 µs at 33 MHz) after it acquired
the data or status. The shorter number is useful in a system where a master designed to a
previous version of this specification frequently fails to repeat a transaction exactly as
first requested. In this case, the bridge may be programmed to discard the abandoned
Delayed Completion early and allow other transactions to proceed. Normally, however,
the bridge would wait the longer time, in case the repeat of the transaction is being
delayed by another bridge or bridges designed to a previous version of this specification
that did not support Delayed Transactions.
When this timer (referred to as the Discard Timer) expires, the device is required to
discard the data; otherwise, a deadlock may occur.
Note: When the transaction is discarded, data may be destroyed. This
occurs when the discarded Delayed Completion is a read to a non-
prefetchable region.
When the Discard Timer expires, the device may choose to report or ignore the error.
When the data is prefetchable, it is recommended that the device ignore the error since
system integrity is not affected. However, when the data is not prefetchable, it is
recommended that the device report the error to its device driver since system integrity is
affected. A bridge may assert SERR# since it typically does not have a device driver.
Revision 2.2
278
Revision 2.2
279
Appendix F
Exclusive Accesses
7KH?XVH?RI?LOCK#?LV?RQO\?DOORZHG?WR?EH?VXSSRUWHG?E\?D?KRVW?EXV?EULGJH??D?3&,?WR?3&,
EULGJH??RU?DQ?H[SDQVLRQ?EXV?EULGJH???,Q?HDUOLHU?YHUVLRQV?RI?WKLV?VSHFLILFDWLRQ??RWKHU?GHYLFHV
ZHUH?DOORZHG?WR?LQLWLDWH?DQG?UHVSRQG?WR?H[FOXVLYH?DFFHVVHV?XVLQJ?LOCK#???+RZHYHU??WKH
XVHIXOQHVV?RI?D?KDUGZDUH?EDVHG?ORFN?PHFKDQLVP?KDV?GLPLQLVKHG?DQG?LV?RQO\?XVHIXO?WR
SUHYHQW?D?GHDGORFN?RU?WR?SURYLGH?EDFNZDUG?FRPSDWLELOLW\???7KHUHIRUH??DOO?RWKHU?GHYLFHV
DUH?UHTXLUHG?WR?LJQRUH?LOCK#?
$?KRVW?EXV?EULGJH?FDQ?RQO\?LQLWLDWH?DQ?H[FOXVLYH?DFFHVV?WR?SUHYHQW?D?GHDGORFN?DV?GHVFULEHG
LQ?6HFWLRQ????????LWHP????RU?WR?SURYLGH?EDFNZDUG?FRPSDWLELOLW\?WR?DQ?H[SDQVLRQ?EXV?EULGJH
WKDW?VXSSRUWV?H[FOXVLYH?DFFHVV???$?KRVW?EXV?EULGJH?FDQ?RQO\?KRQRU?DQ?H[FOXVLYH?DFFHVV?DV
D?WDUJHW?ZKHQ?SURYLGLQJ?FRPSDWLELOLW\?WR?DQ?DFFHVV?LQLWLDWHG?E\?DQ?H[SDQVLRQ?EXV?EULGJH
WKDW?VXSSRUWV?H[FOXVLYH?DFFHVVHV????1R?RWKHU?DJHQW?FDQ?LQLWLDWH?D?ORFNHG?DFFHVV?WR?WKH?+RVW
%XV?EULGJH??
$?3&,?WR?3&,?EULGJH?LV?RQO\?DOORZHG?WR?SURSDJDWH?DQ?H[FOXVLYH?DFFHVV?IURP?LWV?SULPDU\
EXV?WR?LWV?VHFRQGDU\?EXV?DQG?LV?QHYHU?DOORZHG?WR?LQLWLDWH?DQ?H[FOXVLYH?DFFHVV?RI?LWV?RZQ
LQLWLDWLYH???$?3&,?WR?3&,?EULGJH?LV?UHTXLUHG?WR?LJQRUH?LOCK#?ZKHQ?DFWLQJ?DV?D?WDUJHW?RQ
LWV?VHFRQGDU\?LQWHUIDFH?
$Q?H[SDQVLRQ?EXV?EULGJH?LV?RQO\?DOORZHG?WR?LQLWLDWH?DQ?H[FOXVLYH?DFFHVV?WR?SURYLGH
EDFNZDUG?FRPSDWLELOLW\???7KLV?PHDQV?WKDW?WKH?H[SDQVLRQ?EXV?VXSSRUWV?D?KDUGZDUH?EDVHG
H[FOXVLYH?DFFHVV?PHFKDQLVP??L?H???(,6$?DQG?QRW?,6$????7KH?H[SDQVLRQ?EXV?EULGJH?FDQ
KRQRU?DQ?H[FOXVLYH?DFFHVV?DV?D?WDUJHW?ZKHQ?VXSSRUWHG?E\?WKH?H[SDQVLRQ?EXV??RWKHUZLVH?
LOCK#?KDV?QR?PHDQLQJ?WR?WKH?EULGJH?
7KH?UHPDLQGHU?RI?WKLV?FKDSWHU?LV?RQO\?DSSOLFDEOH?WR?D?GHYLFH?WKDW?LV?DOORZHG?WR?VXSSRUW
LOCK#???1RWH??H[LVWLQJ?VRIWZDUH?WKDW?GRHV?QRW?VXSSRUW?WKH?3&,?ORFN?XVDJH?UXOHV?KDV?WKH
SRWHQWLDO?RI?QRW?ZRUNLQJ?FRUUHFWO\???6RIWZDUH?LV?QRW?DOORZHG?WR?XVH?DQ?H[FOXVLYH?DFFHVV?WR
GHWHUPLQH?LI?D?GHYLFH?LV?SUHVHQW?
F.1. Exclusive Accesses on PCI
3&,?SURYLGHV?DQ?H[FOXVLYH?DFFHVV?PHFKDQLVP??ZKLFK?DOORZV?QRQ?H[FOXVLYH?DFFHVVHV?WR
SURFHHG?LQ?WKH?IDFH?RI?H[FOXVLYH?DFFHVVHV???7KLV?DOORZV?D?PDVWHU?WR?KROG?D?KDUGZDUH?ORFN
DFURVV?VHYHUDO?DFFHVVHV?ZLWKRXW?LQWHUIHULQJ?ZLWK?QRQ?H[FOXVLYH?GDWD?WUDQVIHU??VXFK?DV?UHDO?
WLPH?YLGHR?EHWZHHQ?WZR?GHYLFHV?RQ?WKH?VDPH?EXV?VHJPHQW???7KH?PHFKDQLVP?LV?EDVHG?RQ
Revision 2.2
280
ORFNLQJ?RQO\?WKH?3&,?UHVRXUFH?WR?ZKLFK?WKH?RULJLQDO?ORFNHG?DFFHVV?ZDV?WDUJHWHG?DQG?LV
FDOOHG?D?UHVRXUFH?ORFN?
LOCK#?LQGLFDWHV?ZKHWKHU?WKH?PDVWHU?GHVLUHV?WKH?FXUUHQW?WUDQVDFWLRQ?WR?FRPSOHWH?DV?DQ
H[FOXVLYH?DFFHVV?RU?QRW???&RQWURO?RI?LOCK#?LV?REWDLQHG?XQGHU?LWV?RZQ?SURWRFRO?LQ
FRQMXQFWLRQ?ZLWK?GNT#???5HIHU?WR?6HFWLRQ?)????IRU?GHWDLOV???0DVWHUV?DQG?WDUJHWV?QRW
LQYROYHG?LQ?WKH?H[FOXVLYH?DFFHVV?DUH?DOORZHG?WR?SURFHHG?ZLWK?QRQ?H[FOXVLYH?DFFHVVHV
ZKLOH?DQRWKHU?PDVWHU?UHWDLQV?RZQHUVKLS?RI?LOCK#???+RZHYHU??ZKHQ?FRPSDWLELOLW\
GLFWDWHV??WKH?DUELWHU?FDQ?RSWLRQDOO\?JUDQW?WKH?DJHQW?WKDW?RZQV?LOCK#?H[FOXVLYH?DFFHVV?WR
WKH?EXV?XQWLO?LOCK#?LV?UHOHDVHG???7KLV?LV?UHIHUUHG?WR?DV?FRPSOHWH?EXV?ORFN?DQG?LV
GHVFULEHG?LQ?6HFWLRQ?)?????)RU?D?UHVRXUFH?ORFN??WKH?WDUJHW?RI?WKH?DFFHVV?JXDUDQWHHV
H[FOXVLYLW\?
7KH?IROORZLQJ?SDUDJUDSKV?GHVFULEH?WKH?EHKDYLRU?RI?D?PDVWHU?DQG?D?WDUJHW?IRU?D?ORFNHG
RSHUDWLRQ???7KH?UXOHV?RI?LOCK#?ZLOO?EH?VWDWHG?IRU?ERWK?WKH?PDVWHU?DQG?WDUJHW???$?GHWDLOHG
GLVFXVVLRQ?RI?KRZ?WR?VWDUW??FRQWLQXH??DQG?FRPSOHWH?DQ?H[FOXVLYH?DFFHVV?RSHUDWLRQ?IROORZV
WKH?GLVFXVVLRQ?RI?WKH?UXOHV???$?GLVFXVVLRQ?RI?KRZ?D?WDUJHW?EHKDYHV?ZKHQ?LW?VXSSRUWV?D
UHVRXUFH?ORFN?ZLOO?IROORZ?WKH?GHVFULSWLRQ?RI?WKH?EDVLF?ORFN?PHFKDQLVP???7KH?FRQFOXGLQJ
VHFWLRQ?ZLOO?GLVFXVV?KRZ?WR?LPSOHPHQW?D?FRPSOHWH?EXV?ORFN?
0DVWHU?UXOHV?IRU?VXSSRUWLQJ?LOCK#?
??? $?PDVWHU?FDQ?DFFHVV?RQO\?D?VLQJOH?UHVRXUFH ?? ?GXULQJ?D?ORFN?RSHUDWLRQ?
??? 7KH?ILUVW?WUDQVDFWLRQ?RI?D?ORFN?RSHUDWLRQ?PXVW?EH?D?PHPRU\?UHDG?WUDQVDFWLRQ?
??? LOCK#?PXVW?EH?DVVHUWHG?WKH?FORFN ?? ?IROORZLQJ?WKH?DGGUHVV?SKDVH?DQG?NHSW?DVVHUWHG
WR?PDLQWDLQ?FRQWURO?
??? LOCK#?PXVW?EH?UHOHDVHG?LI?WKH?LQLWLDO?WUDQVDFWLRQ?RI?WKH?ORFN?UHTXHVW?LV?WHUPLQDWHG
ZLWK?5HWU\ ?? ????/RFN?ZDV?QRW?HVWDEOLVKHG??
??? LOCK#?PXVW?EH?UHOHDVHG?ZKHQHYHU?DQ?DFFHVV?LV?WHUPLQDWHG?E\?7DUJHW?$ERUW?RU
0DVWHU?$ERUW?
??? LOCK#?PXVW?EH?GHDVVHUWHG?EHWZHHQ?FRQVHFXWLYH ?? ?ORFN?RSHUDWLRQV?IRU?D?PLQLPXP?RI
RQH?FORFN?ZKLOH?WKH?EXV?LV?LQ?WKH?,GOH?VWDWH?
57 In previous versions of this specification, a minimum of 16 bytes (naturally aligned) was considered the
lock resource. A device was permitted to lock its entire memory address space. This definition still applies
for an upstream locked access to main memory. For downstream locked access, a resource is the PCI-to-
PCI bridge or the Expansion Bus bridge that is addressed by the locked operation.
58 For a SAC, this is the clock after the address phase. For a DAC, this occurs the clock after the first
address phase.
59 Once lock has been established, the master retains ownership of LOCK# when terminated with Retry or
Disconnect.
60 Consecutive refers to back-to-back locked operations and not a continuation of the current locked
operation.
Revision 2.2
281
7DUJHW?5XOHV?IRU?VXSSRUWLQJ?LOCK#?
??? $?EULGJH?DFWLQJ?DV?D?WDUJHW?RI?DQ?DFFHVV?ORFNV?LWVHOI?ZKHQ?LOCK#?LV?GHDVVHUWHG
GXULQJ?WKH?DGGUHVV?SKDVH?DQG?LV?DVVHUWHG?RQ?WKH?IROORZLQJ?FORFN?
??? 2QFH?ORFN?LV?HVWDEOLVKHG ?? ??D?EULGJH?UHPDLQV?ORFNHG?XQWLO?ERWK?FRAME#?DQG
LOCK#?DUH?VDPSOHG?GHDVVHUWHG?UHJDUGOHVV?RI?KRZ?WKH?WUDQVDFWLRQ?LV?WHUPLQDWHG?
??? 7KH?EULGJH?LV?QRW?DOORZHG?WR?DFFHSW?DQ\?QHZ?UHTXHVWV??IURP?HLWKHU?LQWHUIDFH??ZKLOH?LW
LV?LQ?D?ORFNHG?FRQGLWLRQ?H[FHSW?IURP?WKH?RZQHU?RI?LOCK#?
F.2. Starting an Exclusive Access
:KHQ?DQ?DJHQW?QHHGV?WR?GR?DQ?H[FOXVLYH?RSHUDWLRQ??LW?FKHFNV?WKH?LQWHUQDOO\?WUDFNHG?VWDWH
RI?LOCK#?EHIRUH?DVVHUWLQJ?REQ#???7KH?PDVWHU?PDUNV?LOCK#?EXV\?DQ\WLPH?LOCK#?LV
DVVHUWHG??XQOHVV?LW?LV?WKH?PDVWHU?WKDW?RZQV?LOCK#??DQG?QRW?EXV\?ZKHQ?ERWK?FRAME#
DQG?LOCK#?DUH?GHDVVHUWHG???,I?LOCK#?LV?EXV\??DQG?WKH?PDVWHU?GRHV?QRW?RZQ?LOCK#??
WKH?DJHQW?PXVW?GHOD\?WKH?DVVHUWLRQ?RI?REQ#?XQWLO?LOCK#?LV?DYDLODEOH?
:KLOH?ZDLWLQJ?IRU?GNT#??WKH?PDVWHU?FRQWLQXHV?WR?PRQLWRU?LOCK#???,I?LOCK#?LV?HYHU
EXV\??WKH?PDVWHU?GHDVVHUWV?REQ#?EHFDXVH?DQRWKHU?DJHQW?KDV?JDLQHG?FRQWURO?RI?LOCK#?
:KHQ?WKH?PDVWHU?LV?JUDQWHG?DFFHVV?WR?WKH?EXV?DQG?LOCK#?LV?QRW?EXV\??RZQHUVKLS?RI
LOCK#?KDV?EHHQ?REWDLQHG???7KH?PDVWHU?LV?IUHH?WR?SHUIRUP?DQ?H[FOXVLYH?RSHUDWLRQ?ZKHQ
WKH?FXUUHQW?WUDQVDFWLRQ?FRPSOHWHV?DQG?LV?WKH?RQO\?DJHQW?RQ?WKH?EXV?WKDW?FDQ?GULYH?LOCK#?
$OO?RWKHU?DJHQWV?PXVW?QRW?GULYH?LOCK#??HYHQ?ZKHQ?WKH\?DUH?WKH?FXUUHQW?PDVWHU?
)LJXUH?)???LOOXVWUDWHV?VWDUWLQJ?DQ?H[FOXVLYH?DFFHVV???LOCK#?LV?GHDVVHUWHG?GXULQJ?WKH
DGGUHVV?SKDVH??RQH?FORFN?IRU?6$&?RU?’$&??WR?UHTXHVW?D?ORFN?RSHUDWLRQ??ZKLFK?PXVW?EH
LQLWLDWHG?ZLWK?D?PHPRU\?UHDG?FRPPDQG???LOCK#?PXVW?EH?DVVHUWHG?WKH?FORFN?IROORZLQJ
WKH?ILUVW?DGGUHVV?SKDVH??ZKLFK?RFFXUV?RQ?FORFN???WR?NHHS?WKH?WDUJHW?LQ?WKH?ORFNHG?VWDWH?
7KLV?DOORZV?WKH?FXUUHQW?PDVWHU?WR?UHWDLQ?RZQHUVKLS?RI?LOCK#?EH\RQG?WKH?HQG?RI?WKH
FXUUHQW?WUDQVDFWLRQ?
61 A locked operation is established when LOCK# is deasserted during the address phase, asserted the
following clock, and data is transferred during the current transaction.
Revision 2.2
282
&/.
? ? ? ?
/2&.?
,5’<?
75’<?
)5$0(?
’(96(/?
?
$’
’$7$ ???$’’
Figure F-1: Starting an Exclusive Access
$?ORFNHG?RSHUDWLRQ?LV?QRW?HVWDEOLVKHG?RQ?WKH?EXV?XQWLO?FRPSOHWLRQ?RI?WKH?ILUVW?GDWD?SKDVH
RI?WKH?ILUVW?WUDQVDFWLRQ??IRDY#?DQG?TRDY#?DVVHUWHG????,I?WKH?WDUJHW?WHUPLQDWHV?WKH?ILUVW
WUDQVDFWLRQ?ZLWK?5HWU\??WKH?PDVWHU?WHUPLQDWHV?WKH?WUDQVDFWLRQ?DQG?UHOHDVHV?LOCK#???2QFH
WKH?ILUVW?GDWD?SKDVH?FRPSOHWHV?ZLWK?ERWK?TRDY#?DQG?IRDY#?DVVHUWHG??WKH?H[FOXVLYH
RSHUDWLRQ?LV?HVWDEOLVKHG?DQG?WKH?PDVWHU?NHHSV?LOCK#?DVVHUWHG?XQWLO?HLWKHU?WKH?ORFN
RSHUDWLRQ?FRPSOHWHV?RU?DQ?HUURU??0DVWHU?$ERUW?RU?7DUJHW?$ERUW??FDXVHV?DQ?HDUO\
WHUPLQDWLRQ???7DUJHW?WHUPLQDWLRQ?RI?5HWU\?DQG?’LVFRQQHFW?LV?QRUPDO?WHUPLQDWLRQ?HYHQ
ZKHQ?D?ORFN?RSHUDWLRQ?LV?HVWDEOLVKHG???:KHQ?D?PDVWHU?LV?WHUPLQDWHG?E\?WKH?WDUJHW?ZLWK
’LVFRQQHFW?RU?5HWU\?DIWHU?WKH?ORFN?KDV?EHHQ?HVWDEOLVKHG??WKH?WDUJHW?LV?LQGLFDWLQJ?LW?LV
FXUUHQWO\?EXV\?DQG?XQDEOH?WR?FRPSOHWH?WKH?UHTXHVWHG?GDWD?SKDVH???7KH?WDUJHW?ZLOO?DFFHSW
WKH?DFFHVV?ZKHQ?LW?LV?QRW?EXV\?DQG?FRQWLQXHV?WR?KRQRU?WKH?ORFN?E\?H[FOXGLQJ?DOO?RWKHU
DFFHVVHV???7KH?PDVWHU?FRQWLQXHV?WR?FRQWURO?LOCK#?LI?WKLV?FRQGLWLRQ?RFFXUV???1RQ?
H[FOXVLYH?DFFHVVHV?WR?XQORFNHG?WDUJHWV?RQ?WKH?VDPH?3&,?EXV?VHJPHQW?DUH?DOORZHG?WR?RFFXU
ZKLOH?LOCK#?LV?DVVHUWHG???+RZHYHU??WUDQVDFWLRQV?WR?RWKHU?EXV?VHJPHQWV?DUH?QRW?DOORZHG
WR?FURVV?D?ORFNHG?EULGJH?
:KHQ?D?EULGJH?LV?ORFNHG??LW?PD\?RQO\?DFFHSW?UHTXHVWV?ZKHQ?LOCK#?LV?GHDVVHUWHG?GXULQJ
WKH?DGGUHVV?SKDVH??ZKLFK?LQGLFDWHV?WKDW?WKH?WUDQVDFWLRQ?LV?D?FRQWLQXDWLRQ?RI?WKH?H[FOXVLYH
DFFHVV?VHTXHQFH?E\?WKH?PDVWHU?WKDW?HVWDEOLVKHG?WKH?ORFN????,I?LOCK#?LV?DVVHUWHG?GXULQJ
WKH?DGGUHVV?SKDVH??D?ORFNHG?EULGJH?ZLOO?WHUPLQDWH?DOO?DFFHVVHV?E\?DVVHUWLQJ?STOP#?ZLWK
TRDY#?GHDVVHUWHG??5HWU\????$?ORFNHG?WDUJHW?UHPDLQV?LQ?WKH?ORFNHG?VWDWH?XQWLO?ERWK
FRAME#?DQG?LOCK#?DUH?GHDVVHUWHG?
’HOD\HG?7UDQVDFWLRQV?DQG?/RFN
$?ORFNHG?WUDQVDFWLRQ?FDQ?EH?FRPSOHWHG?XVLQJ?’HOD\HG?7UDQVDFWLRQ?WHUPLQDWLRQ???$OO?WKH
UXOHV?RI?LOCK#?VWLOO?DSSO\?H[FHSW?WKH?EULGJH?PXVW?FRQVLGHU?LWVHOI?ORFNHG?ZKHQ?LW
HQTXHXHV?WKH?UHTXHVW?HYHQ?WKRXJK?QR?GDWD?KDV?WUDQVIHUUHG???7KLV?FRQGLWLRQ?LV?UHIHUUHG?WR
DV?D?WDUJHW?ORFN??:KLOH?LQ?WDUJHW?ORFN??WKH?EULGJH?HQTXHXHV?QR?QHZ?UHTXHVWV?RQ?WKH
SULPDU\?LQWHUIDFH?DQG?WHUPLQDWHV?DOO?UHTXHVWV?ZLWK?5HWU\???7KH?EULGJH?ORFNV?LWV?VHFRQGDU\
LQWHUIDFH?ZKHQ?ORFN?LV?HVWDEOLVKHG?RQ?WKH?VHFRQGDU\?EXV?DQG?VWDUWV?FKHFNLQJ?IRU?WKH?UHSHDW
RI?WKH?RULJLQDO?ORFN?UHTXHVW?RQ?WKH?SULPDU\?LQWHUIDFH???$?WDUJHW?ORFN?EHFRPHV?D?IXOO?ORFN
ZKHQ?WKH?PDVWHU?UHSHDWV?WKH?ORFNHG?UHTXHVW?DQG?WKH?EULGJH?WUDQVIHUV?GDWD???$W?WKLV?SRLQW?
WKH?PDVWHU?KDV?HVWDEOLVKHG?WKH?ORFN?
Revision 2.2
283
$?EULGJH?DFWLQJ?DV?D?WDUJHW?WKDW?VXSSRUWV?H[FOXVLYH?DFFHVVHV?PXVW?VDPSOH?LOCK#?ZLWK
WKH?DGGUHVV?DQG?RQ?D?VXEVHTXHQW?FORFN???,I?WKH?EULGJH?SHUIRUPV?PHGLXP?RU?VORZ?GHFRGH??LW
PXVW?ODWFK?LOCK#?GXULQJ?WKH?ILUVW?DGGUHVV?SKDVH???2WKHUZLVH??WKH?EULGJH?FDQQRW
GHWHUPLQH?LI?WKH?DFFHVV?LV?D?ORFN?RSHUDWLRQ?ZKHQ?GHFRGH?FRPSOHWHV???$?EULGJH?PDUNV?LWVHOI
DV?WDUJHW?ORFNHG?LI?LOCK#?LV?GHDVVHUWHG?GXULQJ?WKH?ILUVW?DGGUHVV?SKDVH?DQG?LV?DVVHUWHG?RQ
WKH?QH[W?FORFN???$?EULGJH?GRHV?QRW?PDUN?LWVHOI?WDUJHW?ORFNHG?LI?LOCK#?LV?GHDVVHUWHG?WKH
FORFN?IROORZLQJ?WKH?ILUVW?DGGUHVV?SKDVH?DQG?LV?IUHH?WR?UHVSRQG?WR?RWKHU?UHTXHVWV?
F.3. Continuing an Exclusive Access
)LJXUH?)???VKRZV?D?PDVWHU?FRQWLQXLQJ?DQ?H[FOXVLYH?DFFHVV???+RZHYHU??WKLV?DFFHVV?PD\?RU
PD\?QRW?FRPSOHWH?WKH?H[FOXVLYH?RSHUDWLRQ???:KHQ?WKH?PDVWHU?LV?JUDQWHG?DFFHVV?WR?WKH?EXV?
LW?VWDUWV?DQRWKHU?H[FOXVLYH?DFFHVV?WR?WKH?WDUJHW?LW?SUHYLRXVO\?ORFNHG???LOCK#?LV?GHDVVHUWHG
GXULQJ?WKH?DGGUHVV?SKDVH?WR?FRQWLQXH?WKH?ORFN???7KH?ORFNHG?GHYLFH?DFFHSWV?DQG?UHVSRQGV
WR?WKH?UHTXHVW???LOCK#?LV?DVVHUWHG?RQ?FORFN???WR?NHHS?WKH?WDUJHW?LQ?WKH?ORFNHG?VWDWH?DQG
DOORZ?WKH?FXUUHQW?PDVWHU?WR?UHWDLQ?RZQHUVKLS?RI?LOCK#?EH\RQG?WKH?HQG?RI?WKH?FXUUHQW
WUDQVDFWLRQ?
:KHQ?WKH?PDVWHU?LV?FRQWLQXLQJ?WKH?ORFN?RSHUDWLRQ??LW?FRQWLQXHV?WR?DVVHUW?LOCK#???:KHQ
WKH?PDVWHU?FRPSOHWHV?WKH?ORFN?RSHUDWLRQ??LW?GHDVVHUWV?LOCK#?DIWHU?WKH?FRPSOHWLRQ?RI?WKH
ODVW?GDWD?SKDVH?ZKLFK?RFFXUV?RQ?FORFN?????5HIHU?WR?6HFWLRQ?)????IRU?PRUH?LQIRUPDWLRQ?RQ
FRPSOHWLQJ?DQ?H[FOXVLYH?DFFHVV?
CLK
FRAME#
AD
LOCK#
ADDRESS DATA
IRDY#
TRDY#
1 2 3 5 4
Release
Continue
DEVSEL#
)LJXUH?)?????&RQWLQXLQJ?DQ?([FOXVLYH?$FFHVV
F.4. Accessing a Locked Agent
)LJXUH?)???VKRZV?D?PDVWHU?WU\LQJ?D?QRQ?H[FOXVLYH?DFFHVV?WR?D?ORFNHG?DJHQW???:KHQ
LOCK#?LV?DVVHUWHG?GXULQJ?WKH?DGGUHVV?SKDVH??DQG?LI?WKH?WDUJHW?LV?ORFNHG??IXOO?ORFN?RU
WDUJHW?ORFN???LW?WHUPLQDWHV?WKH?WUDQVDFWLRQ?ZLWK?5HWU\?DQG?QR?GDWD?LV?WUDQVIHUUHG?
Revision 2.2
284
CLK
FRAME#
AD
LOCK#
ADDRESS DATA
IRDY#
TRDY#
(driven low by master holding lock)
1 2 3 5 4
STOP#
DEVSEL#
)LJXUH?)?????$FFHVVLQJ?D?/RFNHG?$JHQW
F.5. Completing an Exclusive Access
’XULQJ?WKH?ILQDO?WUDQVDFWLRQ?RI?DQ?H[FOXVLYH?RSHUDWLRQ??LOCK#?LV?GHDVVHUWHG?VR?WKH?WDUJHW
ZLOO?DFFHSW?WKH?UHTXHVW??DQG?WKHQ?UH?DVVHUWHG?XQWLO?WKH?H[FOXVLYH?DFFHVV?WHUPLQDWHV
VXFFHVVIXOO\???7KH?PDVWHU?PD\?GHDVVHUW?LOCK#?DW?DQ\?WLPH?ZKHQ?WKH?H[FOXVLYH?RSHUDWLRQ
KDV?FRPSOHWHG???+RZHYHU??LW?LV?UHFRPPHQGHG??EXW?QRW?UHTXLUHG??WKDW?LOCK#?EH
GHDVVHUWHG?ZLWK?WKH?GHDVVHUWLRQ?RI?IRDY#?IROORZLQJ?WKH?FRPSOHWLRQ?RI?WKH?ODVW?GDWD?SKDVH
RI?WKH?ORFNHG?RSHUDWLRQ???5HOHDVLQJ?LOCK# DW?DQ\?RWKHU?WLPH?PD\?UHVXOW?LQ?D?VXEVHTXHQW
WUDQVDFWLRQ?EHLQJ?WHUPLQDWHG?ZLWK?5HWU\?XQQHFHVVDULO\???$?ORFNHG?DJHQW?XQORFNV?LWVHOI
ZKHQHYHU?LOCK#?DQG?FRAME#?DUH?GHDVVHUWHG?
,I?D?PDVWHU?ZDQWV?WR?H[HFXWH?WZR?LQGHSHQGHQW?H[FOXVLYH?RSHUDWLRQV?RQ?WKH?EXV??LW?PXVW
HQVXUH?D?PLQLPXP?RI?RQH?FORFN?EHWZHHQ?RSHUDWLRQV?ZKHUH?ERWK?FRAME#?DQG?LOCK#
DUH?GHDVVHUWHG????)RU?H[DPSOH??WKH?IDVW?EDFN?WR?EDFN?FDVH?GHSLFWHG?LQ?)LJXUH???????FORFN
???FDQQRW?ORFN?ERWK?WUDQVDFWLRQV????7KLV?HQVXUHV?DQ\?WDUJHW?ORFNHG?E\?WKH?ILUVW?RSHUDWLRQ?LV
UHOHDVHG?SULRU?WR?VWDUWLQJ?WKH?VHFRQG?RSHUDWLRQ????$Q?DJHQW?PXVW?XQORFN?LWVHOI?ZKHQ
FRAME#?DQG?LOCK#?DUH?ERWK?GHDVVHUWHG?RQ?WKH?VDPH?FORFN??
F.7. Complete Bus Lock
7KH?3&,?UHVRXUFH?ORFN?FDQ?EH?FRQYHUWHG?LQWR?D?FRPSOHWH?EXV?ORFN?E\?KDYLQJ?WKH?DUELWHU
QRW?JUDQW?WKH?EXV?WR?DQ\?RWKHU?DJHQW?ZKLOH?LOCK#?LV?DVVHUWHG???,I?WKH?ILUVW?DFFHVV?RI?WKH
ORFNHG?VHTXHQFH?LV?WHUPLQDWHG?ZLWK?5HWU\??WKH?PDVWHU?PXVW?GHDVVHUW?ERWK?REQ#?DQG
LOCK#???,I?WKH?ILUVW?DFFHVV?FRPSOHWHV?QRUPDOO\??WKH?FRPSOHWH?EXV?ORFN?KDV?EHHQ
HVWDEOLVKHG?DQG?WKH?DUELWHU?ZLOO?QRW?JUDQW?WKH?EXV?WR?DQ\?RWKHU?DJHQW???,I?WKH?DUELWHU?JUDQWHG
WKH?EXV?WR?DQRWKHU?DJHQW?ZKHQ?WKH?FRPSOHWH?EXV?ORFN?ZDV?EHLQJ?HVWDEOLVKHG??WKH?DUELWHU
PXVW?UHPRYH?WKH?RWKHU?JUDQW?WR?HQVXUH?WKDW?FRPSOHWH?EXV?ORFN?VHPDQWLFV?DUH?REVHUYHG???$
FRPSOHWH?EXV?ORFN?PD\?KDYH?D?VLJQLILFDQW?LPSDFW?RQ?WKH?SHUIRUPDQFH?RI?WKH?V\VWHP?
SDUWLFXODUO\?WKH?YLGHR?VXEV\VWHP???$OO?QRQ?H[FOXVLYH?DFFHVVHV?ZLOO?QRW?SURFHHG?ZKLOH?D
FRPSOHWH?EXV?ORFN?RSHUDWLRQ?LV?LQ?SURJUHVV
Revision 2.2
285
Appendix G
I/O Space Address
Decoding for Legacy Devices
$?IXQFWLRQ?WKDW?VXSSRUWV?D?3&?OHJDF\?IXQFWLRQ??,’(??9*$??HWF???LV?DOORZHG?WR?FODLP?WKRVH
DGGUHVVHV?DVVRFLDWHG?ZLWK?WKH?VSHFLILF?IXQFWLRQ?ZKHQ?WKH?,?2?6SDFH??VHH?)LJXUH?????
HQDEOH?ELW?LV?VHW?
7KHVH?DGGUHVVHV?DUH?QRW?UHTXHVWHG?XVLQJ?D?%DVH?$GGUHVV?UHJLVWHU?EXW?DUH?DVVLJQHG?E\
LQLWLDOL]DWLRQ?VRIWZDUH???,I?D?GHYLFH?LGHQWLILHV?LWVHOI?DV?D?OHJDF\?IXQFWLRQ??FODVV?FRGH???WKH
LQLWLDOL]DWLRQ?VRIWZDUH?JUDQWV?WKH?GHYLFH?SHUPLVVLRQ?WR?FODLP?WKH?,?2?OHJDF\?DGGUHVVHV?E\
VHWWLQJ?WKH?GHYLFH¶V?,?2?6SDFH?HQDEOH?ELW?
,I?WKH?GHYLFH?GRHV?QRW?RZQ?DOO?E\WHV?ZLWKLQ?D?’:25’?RI?D?OHJDF\?,?2?UDQJH??LW?LV
UHTXLUHG?WR?XVH?AD[1::0]?WR?FRPSOHWH?WKH?GHFRGH?EHIRUH?FODLPLQJ?WKH?DFFHVV?E\?DVVHUWLQJ
DEVSEL#???,I?D?OHJDF\?IXQFWLRQ?LV?DGGUHVVHG?E\?DQ?,?2?WUDQVDFWLRQ??EXW?GRHV?QRW?RZQ?DOO
E\WHV?EHLQJ?DFFHVVHG?LQ?WKH?’:25’??LW?LV?UHTXLUHG?WR?WHUPLQDWH?WKH?WUDQVDFWLRQ?ZLWK
7DUJHW?$ERUW???$Q?H[SDQVLRQ?EXV?EULGJH?LV?JUDQWHG?DQ?H[FHSWLRQ?WR?WKLV?UHTXLUHPHQW?ZKHQ
SHUIRUPLQJ?VXEWUDFWLYH?GHFRGH???7KH?EULGJH?LV?SHUPLWWHG?WR?DVVXPH?WKDW?DOO?E\WHV?ZLWKLQ
WKH?’:25’?EHLQJ?DGGUHVVHG?UHVLGH?RQ?WKH?H[SDQVLRQ?EXV???7KLV?PHDQV?WKDW?WKH?EULGJH?LV
QRW?UHTXLUHG?WR?FKHFN?WKH?HQFRGLQJ?RI?AD[1::0]??DQG?WKH?E\WH?HQDEOHV?EHIRUH?SDVVLQJ?WKH
UHTXHVW?WR?WKH?H[SDQVLRQ?EXV?WR?FRPSOHWH?
Revision 2.2
286
Revision 2.2
287
Appendix H
Capability IDs
7KLV?DSSHQGL[?GHVFULEHV?WKH?FXUUHQW?&DSDELOLW\?,’V???(DFK?GHILQHG?FDSDELOLW\?PXVW?KDYH?D
3&,?6,*?DVVLJQHG?,’?FRGH???7KHVH?FRGHV?DUH?DVVLJQHG?DQG?KDQGOHG?PXFK?OLNH?WKH?&ODVV
&RGHV?
6HFWLRQ??????RI?WKLV?VSHFLILFDWLRQ?SURYLGHV?D?IXOO?GHVFULSWLRQ?RI?WKH?([WHQGHG?&DSDELOLWLHV
/LVW?IRU?3&,?GHYLFHV?
7DEOH?+?????&DSDELOLW\?,’V
ID Capability
0 Reserved
1 PCI Power Management Interface – This capability structure provides a
standard interface to control power management features in a PCI
device. It is fully documented in the PCI Power Management Interface
Specification . This document is available from the PCI SIG as
described in Chapter 1 of this specification.
2 AGP – This capability structure identifies a controller that is capable of
using Accelerated Graphics Port features. Full documentation can be
found in the Accelerated Graphics Port Interface Specification. This is
available at http://www.agpforum.org.
3 VPD – This capability structure identifies a device that supports Vital
Product Data. Full documentation of this feature can be found in
Section 6.4. and Appendix I of this specification.
Revision 2.2
288
7DEOH?+?????&DSDELOLW\?,’V??FRQWLQXHG?
ID Capability
4 6ORW?,GHQWLILFDWLRQ?–?7KLV?FDSDELOLW\?VWUXFWXUH?LGHQWLILHV?D?EULGJH?WKDW
SURYLGHV?H[WHUQDO?H[SDQVLRQ?FDSDELOLWLHV???)XOO?GRFXPHQWDWLRQ?RI?WKLV
IHDWXUH?FDQ?EH?IRXQG?LQ?WKH?3&,?WR?3&,?%ULGJH?$UFKLWHFWXUH
6SHFLILFDWLRQ???7KLV?GRFXPHQW?LV?DYDLODEOH?IURP?WKH?3&,?6,*?DV
GHVFULEHG?LQ?&KDSWHU???RI?WKLV?VSHFLILFDWLRQ?
5 Message Signaled Interrupts – This capability VWUXFWXUH?identifies a PCI
function that can do message signaled interrupt delivery as defined in
Section 6.8. of this specification.
6 CompactPCI Hot Swap – This capability VWUXFWXUH?provides a standard
interface to control and sense status within a device that supports Hot
Swap insertion and extraction in a CompactPCI system. This capability
is documented in the CompactPCI Hot Swap Specification PICMG 2.1,
R1.0 available at http://www.picmg.org.
7-255 Reserved
Revision 2.2
289
Appendix I
Vital Product Data
9LWDO?3URGXFW?’DWD??93’??LV?LQIRUPDWLRQ?WKDW?XQLTXHO\?LGHQWLILHV?KDUGZDUH?DQG?
SRWHQWLDOO\??VRIWZDUH?HOHPHQWV?RI?D?V\VWHP???7KH?93’?FDQ?SURYLGH?WKH?V\VWHP?ZLWK
LQIRUPDWLRQ?RQ?YDULRXV?)LHOG?5HSODFHDEOH?8QLWV?VXFK?DV?SDUW?QXPEHU??VHULDO?QXPEHU??DQG
RWKHU?GHWDLOHG?LQIRUPDWLRQ???7KH?REMHFWLYH?IURP?D?V\VWHP?SRLQW?RI?YLHZ?LV?WR?PDNH?WKLV
LQIRUPDWLRQ?DYDLODEOH?WR?WKH?V\VWHP?RZQHU?DQG?VHUYLFH?SHUVRQQHO???6XSSRUW?RI?93’?LV
RSWLRQDO?
93’?UHVLGHV?LQ?D?VWRUDJH?GHYLFH??IRU?H[DPSOH?D?VHULDO?((3520??LQ?D?3&,?GHYLFH?
$FFHVV?WR?WKH?93’?LV?SURYLGHG?XVLQJ?WKH?&DSDELOLWLHV?/LVW?LQ?&RQILJXUDWLRQ?6SDFH???7KH
93’?FDSDELOLW\?VWUXFWXUH?KDV?WKH?IROORZLQJ?IRUPDW?
31 30 16 15 8 7 0
F VPD Address Pointer to Next ID ID = 03h
VPD Data
)LJXUH?,?????93’?&DSDELOLW\?6WUXFWXUH
5HJLVWHU?)LHOG?’HVFULSWLRQV?
,’†&DSDELOLW\?VWUXFWXUH?,’???K??ZKLFK?LV?D?UHDG?RQO\?ILHOG?
3RLQWHU?WR?1H[W?,’†3RLQWHU?WR?WKH?QH[W?FDSDELOLW\?VWUXFWXUH??RU???K?LI?WKLV?LV?WKH?ODVW
VWUXFWXUH?LQ?WKH?&DSDELOLW\?/LVW???7KLV?LV?D?UHDG?RQO\?ILHOG?
93’?$GGUHVV†’:25’?DOLJQHG?E\WH?DGGUHVV?RI?WKH?93’?WR?EH?DFFHVVHG???7KH?UHJLVWHU
LV?UHDG?ZULWH??DQG?WKH?LQLWLDO?YDOXH?DW?SRZHU?XS?LV?LQGHWHUPLQDWH?
)†$?IODJ?XVHG?WR?LQGLFDWH?ZKHQ?WKH?WUDQVIHU?RI?GDWD?EHWZHHQ?WKH?93’?’DWD?UHJLVWHU?DQG
WKH?VWRUDJH?FRPSRQHQW?LV?FRPSOHWHG???7KH?IODJ?UHJLVWHU?LV?ZULWWHQ?ZKHQ?WKH?93’?$GGUHVV
UHJLVWHU?LV?ZULWWHQ???7R?UHDG?93’?LQIRUPDWLRQ??D?]HUR?LV?ZULWWHQ?WR?WKH?IODJ?UHJLVWHU?ZKHQ
WKH?DGGUHVV?LV?ZULWWHQ?WR?WKH?93’?$GGUHVV?UHJLVWHU???7KH?KDUGZDUH?GHYLFH?ZLOO?VHW?WKH?IODJ
WR?D?RQH?ZKHQ???E\WHV?RI?GDWD?IURP?WKH?VWRUDJH?FRPSRQHQW?KDYH?EHHQ?WUDQVIHUUHG?WR?WKH
93’?’DWD?UHJLVWHU???6RIWZDUH?FDQ?PRQLWRU?WKH?IODJ?DQG??DIWHU?LW?LV?VHW?WR?D?RQH??UHDG?WKH
93’?LQIRUPDWLRQ?IURP?WKH?93’?’DWD?UHJLVWHU???,I?HLWKHU?WKH?93’?$GGUHVV?RU?93’?’DWD
UHJLVWHU?LV?ZULWWHQ??SULRU?WR?WKH?IODJ?ELW?EHLQJ?VHW?WR?D?RQH??WKH?UHVXOWV?RI?WKH?RULJLQDO?UHDG
RSHUDWLRQ?DUH?XQSUHGLFWDEOH???7R?ZULWH?93’?LQIRUPDWLRQ??WR?WKH?UHDG?ZULWH?SRUWLRQ?RI?WKH
93’?VSDFH??ZULWH?WKH?GDWD?WR?WKH?93’?’DWD?UHJLVWHU???7KHQ?ZULWH?WKH?DGGUHVV?RI?ZKHUH?WKH
93’?GDWD?LV?WR?EH?VWRUHG??LQWR?WKH?93’?$GGUHVV?UHJLVWHU?DQG?ZULWH?WKH?IODJ?ELW?WR?D?RQH??DW
Revision 2.2
290
WKH?WLPH?WKH?DGGUHVV?LV?ZULWWHQ????7KH?VRIWZDUH?WKHQ?PRQLWRUV?WKH?IODJ?ELW?DQG?ZKHQ?LW?LV
VHW?WR?]HUR??E\?GHYLFH?KDUGZDUH???WKH?93’?GDWD??DOO???E\WHV??KDV?EHHQ?WUDQVIHUUHG?IURP?WKH
93’?’DWD?UHJLVWHU?WR?WKH?VWRUDJH?FRPSRQHQW???,I?HLWKHU?WKH?93’?$GGUHVV?RU?93’?’DWD
UHJLVWHU?LV?ZULWWHQ??SULRU?WR?WKH?IODJ?ELW?EHLQJ?VHW?WR?D?]HUR??WKH?UHVXOWV?RI?WKH?ZULWH
RSHUDWLRQ?WR?WKH?VWRUDJH?FRPSRQHQW?DUH?XQSUHGLFWDEOH?
93’?’DWD†93’?GDWD?FDQ?EH?UHDG?WKURXJK?WKLV?UHJLVWHU???7KH?OHDVW?VLJQLILFDQW?E\WH?RI
WKLV?UHJLVWHU??DW?RIIVHW???LQ?WKLV?FDSDELOLW\?VWUXFWXUH??FRUUHVSRQGV?WR?WKH?E\WH?RI?93’?DW?WKH
DGGUHVV?VSHFLILHG?E\?WKH?93’?$GGUHVV?UHJLVWHU???7KH?GDWD?UHDG?IURP?RU?ZULWWHQ?WR?WKLV
UHJLVWHU?XVHV?WKH?QRUPDO?3&,?E\WH?WUDQVIHU?FDSDELOLWLHV???)RXU?E\WHV?DUH?DOZD\V?WUDQVIHUUHG
EHWZHHQ?WKLV?UHJLVWHU?DQG?WKH?93’?VWRUDJH?FRPSRQHQW???5HDGLQJ?RU?ZULWLQJ?GDWD?RXWVLGH
RI?WKH?93’?VSDFH?LQ?WKH?VWRUDJH?FRPSRQHQW?LV?QRW?DOORZHG???7KH?93’??ERWK?WKH?UHDG?RQO\
LWHPV?DQG?WKH?UHDG?ZULWH?ILHOGV??LV?VWRUHG?LQIRUPDWLRQ?DQG?ZLOO?KDYH?QR?GLUHFW?FRQWURO?RI
DQ\?GHYLFH?RSHUDWLRQV???7KH?LQLWLDO?YDOXH?RI?WKLV?UHJLVWHU?DW?SRZHU?XS?LV?LQGHWHUPLQDWH?
7KH?93’?$GGUHVV?ILHOG?LV?D?E\WH?DGGUHVV?EXW?PXVW?VSHFLI\?D?’:25’?DOLJQHG?ORFDWLRQ
?L?H???WKH?ERWWRP?WZR?ELWV?PXVW?EH?]HUR??
(YHU\?ERDUG?PD\?FRQWDLQ?93’???:KHQ?D?3&,?H[SDQVLRQ?ERDUG?FRQWDLQV?PXOWLSOH?GHYLFHV?
93’??LI?SURYLGHG??LV?UHTXLUHG?RQ?RQO\?RQH?RI?WKHP?EXW?PD\?EH?LQFOXGHG?LQ?HDFK???3&,
GHYLFHV?GHVLJQHG?H[FOXVLYHO\?IRU?XVH?RQ?WKH?V\VWHP?ERDUG?PD\?DOVR?VXSSRUW?WKH?RSWLRQDO
93’?UHJLVWHUV?
93’?LQ?D?3&,?H[SDQVLRQ?ERDUG?XVHV?WZR?RI?WKH?SUHGHILQHG?WDJ?LWHP?QDPHV?SUHYLRXVO\
GHILQHG?LQ?WKH?3OXJ?DQG?3OD\?,6$?6SHFLILFDWLRQ?DQG?WZR?QHZ?RQHV?GHILQHG?VSHFLILFDOO\?IRU
3&,?93’???7KH?3Q3?,6$?WDJ?LWHP?QDPHV?WKDW?DUH?XVHG?DUH???,GHQWLILHU?6WULQJ???[????IRU?D
/DUJH?5HVRXUFH?’DWD?7\SH?DQG?(QG?7DJ???[)??IRU?D?6PDOO?5HVRXUFH?’DWD?7\SH???7KH
QHZ?ODUJH?UHVRXUFH?LWHP?QDPHV?IRU?93’?DUH?93’?5?ZLWK?D?YDOXH?RI??[???IRU?UHDG?RQO\
GDWD?DQG?93’?:?ZLWK?D?YDOXH?RI??[???IRU?UHDG?ZULWH?GDWD?
9LWDO?3URGXFW?’DWD?LV?PDGH?XS?RI?6PDOO?DQG?/DUJH?5HVRXUFH?’DWD?7\SHV?DV?GHVFULEHG?LQ
WKH?3OXJ?DQG?3OD\?,6$?6SHFLILFDWLRQ??9HUVLRQ????D??8VH?RI?WKHVH?GDWD?VWUXFWXUHV?DOORZV
OHYHUDJLQJ?RI?GDWD?W\SHV?DOUHDG\?IDPLOLDU?WR?WKH?LQGXVWU\?DQG?PLQLPL]HV?WKH?DPRXQW?RI
DGGLWLRQDO?UHVRXUFHV?QHHGHG?IRU?VXSSRUW???7KLV?GDWD?IRUPDW?FRQVLVWV?RI?D?VHULHV?RI?‡WDJJHG·
GDWD?VWUXFWXUHV???7KH?GDWD?W\SHV?IURP?WKH?3OXJ?DQG?3OD\?,6$?6SHFLILFDWLRQ??9HUVLRQ????D?
DUH?UHSURGXFHG?LQ?WKH?IROORZLQJ?ILJXUHV?
Offset Field Name
Byte 0 Value = 0xxxxyyyb (Type = Small(0), Small Item Name = xxxx,
length = yy bytes
Bytes 1 to n Actual information
)LJXUH?,?????6PDOO?5HVRXUFH?’DWD?7\SH?7DJ?%LW?’HILQLWLRQV
Revision 2.2
291
Offset Field Name
Byte 0 Value = 1xxxxxxxB (Type = Large(1), Large item name =
xxxxxxx)
Byte 1 Length of data items bits[7:0] (lsb)
Byte 2 Length of data items bits[15:8] (msb)
Byte 3 to n Actual data items
)LJXUH?,?????/DUJH?5HVRXUFH?’DWD?7\SH?7DJ?%LW?’HILQLWLRQV
7KH?,GHQWLILHU?6WULQJ???[????WDJ?LV?WKH?ILUVW?93’?WDJ?DQG?SURYLGHV?WKH?SURGXFW?QDPH?RI?WKH
GHYLFH???2QH?93’?5???[????WDJ?LV?XVHG?DV?D?KHDGHU?IRU?WKH?UHDG?RQO\?NH\ZRUGV??DQG?RQH
93’?:???[????WDJ?LV?XVHG?DV?D?KHDGHU?IRU?WKH?UHDG?ZULWH?NH\ZRUGV???7KH?93’?5?OLVW
?LQFOXGLQJ?WDJ?DQG?OHQJWK??PXVW?FKHFNVXP?WR?]HUR???7KH?VWRUDJH?FRPSRQHQW?FRQWDLQLQJ
WKH?UHDG?ZULWH?GDWD?LV?D?QRQ?YRODWLOH?GHYLFH?WKDW?ZLOO?UHWDLQ?WKH?GDWD?ZKHQ?SRZHUHG?RII?
$WWHPSWV?WR?ZULWH?WKH?UHDG?RQO\?GDWD?ZLOO?EH?H[HFXWHG?DV?D?QR?RS???7KH?ODVW?WDJ?PXVW?EH
WKH?(QG?7DJ???[?)????$?VPDOO?H[DPSOH?RI?WKH?UHVRXUFH?GDWD?W\SH?WDJV?XVHG?LQ?D?W\SLFDO
93’?LV?VKRZQ?LQ?)LJXUH?,???
TAG Identifier String
TAG VPD-R list containing one or more VPD
keywords
TAG VPD-W list containing one or more VPD
keywords
TAG End Tag
)LJXUH?,?????5HVRXUFH?’DWD?7\SH?)ODJV?IRU?D?7\SLFDO?93’
Revision 2.2
292
I.1. VPD Format
,QIRUPDWLRQ?ILHOGV?ZLWKLQ?D?93’?UHVRXUFH?W\SH?FRQVLVW?RI?D?WKUHH?E\WH?KHDGHU?IROORZHG?E\
VRPH?DPRXQW?RI?GDWD??VHH?)LJXUH?,??????7KH?WKUHH?E\WH?KHDGHU?FRQWDLQV?D?WZR?E\WH
NH\ZRUG?DQG?D?RQH?E\WH?OHQJWK?
$?NH\ZRUG?LV?D?WZR?FKDUDFWHU??$6&,,??PQHPRQLF?WKDW?XQLTXHO\?LGHQWLILHV?WKH?LQIRUPDWLRQ
LQ?WKH?ILHOG???7KH?ODVW?E\WH?RI?WKH?KHDGHU?LV?ELQDU\?DQG?UHSUHVHQWV?WKH?OHQJWK?YDOXH??LQ
E\WHV??RI?WKH?GDWD?WKDW?IROORZV?
Keyword Length Data
Byte 0 Byte 1 Byte 2 Bytes 3 through n
)LJXUH?,?????93’?)RUPDW
93’?NH\ZRUGV?DUH?OLVWHG?LQ?WZR?FDWHJRULHV???UHDG?RQO\?ILHOGV?DQG?UHDG?ZULWH?ILHOGV?
8QOHVV?RWKHUZLVH?QRWHG??NH\ZRUG?GDWD?ILHOGV?DUH?SURYLGHG?DV?$6&,,?FKDUDFWHUV???8VH?RI
$6&,,?DOORZV?NH\ZRUG?GDWD?WR?EH?PRYHG?DFURVV?GLIIHUHQW?HQWHUSULVH?FRPSXWHU?V\VWHPV
ZLWKRXW?WUDQVODWLRQ?GLIILFXOW\???$Q?H[DPSOH?RI?WKH?‡H[SDQVLRQ?ERDUG?VHULDO?QXPEHU·?93’
LWHP?LV?DV?IROORZV?
.H\ZRUG? 61
/HQJWK? ??K
’DWD? ‡????????·
I.2. VPD Compatibility
2SWLRQDO?93’?ZDV?VXSSRUWHG?LQ?SULRU?YHUVLRQV?RI?WKLV?VSHFLILFDWLRQ???)RU?LQIRUPDWLRQ?RQ
WKH?SUHYLRXV?GHILQLWLRQ?RI?93’??VHH?3&,?/RFDO?%XV?6SHFLILFDWLRQ??5HYLVLRQ?????
I.3. VPD Definitions
7KLV?VHFWLRQ?GHVFULEHV?WKH?FXUUHQW?93’?ODUJH?DQG?VPDOO?UHVRXUFH?GDWD?WDJV?SOXV?WKH?93’
NH\ZRUGV???7KLV?OLVW?PD\?EH?HQKDQFHG?DW?DQ\?WLPH???&RPSDQLHV?ZLVKLQJ?WR?GHILQH?D?QHZ
NH\ZRUG?VKRXOG?FRQWDFW?WKH?3&,?6,*???$OO?XQVSHFLILHG?YDOXHV?DUH?UHVHUYHG?IRU?6,*
DVVLJQPHQW?
Revision 2.2
293
I.3.1. VPD Large and Small Resource Data Tags
93’?LV?FRQWDLQHG?LQ?IRXU?W\SHV?RI?/DUJH?DQG?6PDOO?5HVRXUFH?’DWD?7DJV???7KH?IROORZLQJ
WDJV?DQG?93’?NH\ZRUG?ILHOGV?PD\?EH?SURYLGHG?LQ?3&,?GHYLFHV?
Large resource type Identifier
String Tag
(0x2)
This tag is the first item in the VPD storage
component. It contains the name of the board in
alphanumeric characters.
Large resource type VPD-R
Tag
(0x10)
This tag contains the read only VPD keywords for a
board.
Large resource type VPD-W
Tag
(0x11)
This tag contains the read/write VPD keywords for
the board.
Small resource type End Tag
(0xF)
This tag identifies the end of VPD in the storage
component.
I.3.1.1. Read-Only Fields
PN Board Part Number This keyword is provided as an extension to the
Device ID (or Subsystem ID) in the Configuration
Space header in Figure 6-1.
EC EC Level of the Board The characters are alphanumeric and represent the
engineering change level for this board.
MN Manufacture ID This keyword is provided as an extension to the
Vendor ID (or Subsystem Vendor ID) in the
Configuration Space header in Figure 6-1. This
allows vendors the flexibility to identify an
additional level of detail pertaining to the sourcing of
this device.
SN Serial Number The characters are alphanumeric and represent the
unique board Serial Number.
Vx Vendor Specific This is a vendor specific item and the characters are
alphanumeric. The second character (x) of the
keyword can be 0 through Z.
Revision 2.2
294
CP Extended Capability This field allows a new capability to be identified in
the VPD area. Since dynamic control/status cannot
be placed in VPD, the data for this field identifies
where, in the device’s memory or I/O address space,
the control/status registers for the capability can be
found. Location of the control/status registers is
identified by providing the index (a value between 0
and 5) of the Base Address register that defines the
address range that contains the registers, and the
offset within that Base Address register range where
the control/status registers reside. The data area for
this field is four bytes long. The first byte contains
the ID of the extended capability. The second byte
contains the index (zero based) of the Base Address
register used. The next two bytes contain the offset
(in little endian order) within that address range
where the control/status registers defined for that
capability reside.
RV Checksum and
Reserved
The first byte of this item is a checksum byte. The
checksum is correct if the sum of all bytes in VPD
(from VPD address 0 up to and including this byte)
is zero. The remainder of this item is reserved space
(as needed) to identify the last byte of read-only
space. The read-write area does not have a
checksum. This field is required.
I.3.1.2 Read/Write Fields
Vx Vendor Specific This is a vendor specific item and the characters
are alphanumeric. The second character (x) of
the keyword can be 0 through Z.
Yx System Specific This is a system specific item and the characters
are alphanumeric. The second character (x) of
the keyword can be 0 through 9 and B through
Z.
YA Asset Tag Identifier This is a system specific item and the characters
are alphanumeric. This keyword contains the
system asset identifier provided by the system
owner.
RW Remaining Read/Write
Area
This descriptor is used to identify the unused
portion of the read/write space. The product
vendor initializes this parameter based on the
size of the read/write space or the space
remaining following the Vx VPD items. One or
more of the Vx, Yx, and RW items are required.
Revision 2.2
295
I.3.2. VPD Example
The following is an example of a typical VPD.
Offset Item Value
0 Large Resource Type ID String Tag
(0x02)
0x82 “Product Name”
1 Length 0x0021
3 Data “ABCD Super-Fast
Widget Controller”
36 Large Resource Type VPD-R Tag (0x10) 0x90
37 Length 0x0059
39 VPD Keyword “PN”
41 Length 0x08
42 Data “6181682A”
50 VPD Keyword “EC”
52 Length 0x0A
53 Data “4950262536”
63 VPD Keyword “SN”
65 Length 0x08
66 Data “00000194”
74 VPD Keyword “MN”
76 Length 0x04
77 Data “1037”
81 VPD Keyword “RV”
83 Length 0x2C
84 Data Checksum
85 Data Reserved (0x00)
Revision 2.2
296
Offset Item Value
128 Large Resource Type VPD-W Tag (0x11) 0x91
129 Length 0x007E
131 VPD Keyword “V1”
133 Length 0x05
134 Data “65A01”
139 VPD Keyword “Y1”
141 Length 0x0D
142 Data “Error Code 26”
155 VPD Keyword “RW”
157 Length 0x61
158 Data Reserved (0x00)
255 Small Resource Type End Tag (0xF) 0x78
Revision 2.2
297
Glossary
64-bit extension A group of PCI signals that support a 64-bit data path.
Address Spaces A reference to the three separate physical address
regions of PCI: Memory, I/O, and Configuration.
agent An entity that operates on a computer bus.
arbitration latency The time that the master waits after having asserted
REQ# until it receives GNT#, and the bus returns to
the idle state after the previous master’s transaction.
backplate The metal plate used to fasten an expansion board to
the system chassis.
BIST register An optional register in the header region used for
control and status of built-in self tests.
bridge The logic that connects one computer bus to another,
allowing an agent on one bus to access an agent on
the other.
burst transfer The basic bus transfer mechanism of PCI. A burst is
comprised of an address phase and one or more data
phases.
bus commands Signals used to indicate to a target the type of
transaction the master is requesting.
bus device A bus device can be either a bus master or target:
• master -- drives the address phase and transaction
boundary (FRAME#). The master initiates a
transaction and drives data handshaking (IRDY#)
with the target.
• target -- claims the transaction by asserting
DEVSEL# and handshakes the transaction
(TRDY#) with the initiator.
catastrophic error An error that affects the integrity of system operation
such as a detected address parity error or an invalid
PWR_GOOD signal.
Revision 2.2
298
central resources Bus support functions supplied by the host system,
typically in a PCI compliant bridge or standard
chipset.
command See bus command.
Configuration Address Space A set of 64 registers (DWORDs) used for
configuration, initialization, and catastrophic error
handling. This address space consists of two regions:
a header region and a device-dependent region.
configuration transaction Bus transaction used for system initialization and
configuration via the configuration address space.
DAC Dual address cycle. A PCI transaction where a 64-bit
address is transferred across a 32-bit data path in two
clock cycles. See also SAC.
deadlock When two devices (one a master, the other a target)
require the other device to respond first during a
single bus transaction. For example, a master
requires the addressed target to assert TRDY# on a
write transaction before the master will assert IRDY#.
(This behavior is a violation of this specification.)
Delayed Transaction The process of a target latching a request and
completing it after the master was terminated with
Retry.
device See PCI device.
device dependent region The last 48 DWORDS of the PCI configuration space.
The contents of this region are not described in this
document.
Discard Timer When this timer expires, a device is permitted to
discard unclaimed Delayed Completions (refer to
Section 3.3.3.3.3. and Appendix E).
DWORD A 32-bit block of data.
EISA Extended Industry Standard Architecture expansion
bus, based on the IBM PC AT bus, but extended to 32
bits of address and data.
expansion board A circuit board that plugs into a motherboard and
provides added functionality.
expansion bus bridge A bridge that has PCI as its primary interface and
ISA, EISA, or Micro Channel as its secondary
interface. This specification does not preclude the use
of bridges to other buses, although deadlock and other
system issues for those buses have not been
considered.
Function A set of logic that is represented by a single
Configuration Space.
Revision 2.2
299
header region The first 16 DWORDS of a device’s Configuration
Space. The header region consists of fields that
uniquely identify a PCI device and allow the device to
be generically controlled.
See also device dependent region.
hidden arbitration Arbitration that occurs during a previous access so
that no PCI bus cycles are consumed by arbitration,
except when the bus is idle.
host bus bridge A low latency path through which the processor may
directly access PCI devices mapped anywhere in the
memory, I/O, or configuration address spaces.
Idle state Any clock period that the bus is idle (FRAME# and
IRDY# deasserted).
Initialization Time The period of time that begins when RST# is
deasserted and completes 2
25 PCI clocks later.
ISA Industry Standard Architecture expansion bus built
into the IBM PC AT computer.
keepers Pullup resistors or active components that are only
used to sustain a signal state.
latency See arbitration latency, master data latency, target
initial latency, and target subsequent latency.
Latency Timer A mechanism for ensuring that a bus master does not
extend the access latency of other masters beyond a
specified value.
master An agent that initiates a bus transaction.
Master-Abort A termination mechanism that allows a master to
terminate a transaction when no target responds.
master data latency The number of PCI clocks until IRDY# is asserted
from FRAME# being asserted for the first data phase
or from the end of the previous data phase.
MC The Micro Channel architecture expansion bus as
defined by IBM for its PS/2 line of personal
computers.
motherboard A circuit board containing the basic functions (e.g.,
CPU, memory, I/O, and expansion connectors) of a
computer.
multi-function device A device that implements from two to eight functions.
Each function has its own Configuration Space that is
addressed by a different encoding of AD[10::08]
during the address phase of a configuration
transaction.
Revision 2.2
300
multi-master device A single-function device that contains more than one
source of bus master activity. For example, a device
that has a receiver and transmitter that operate
independently.
NMI Non-maskable interrupt.
operation A logical sequence of transactions, e.g., Lock.
output driver An electrical drive element (transistor) for a single
signal on a PCI device.
PCI connector An expansion connector that conforms to the
electrical and mechanical requirements of the PCI
local bus standard.
PCI device A device that (electrical component) conforms to the
PCI specification for operation in a PCI local bus
environment.
PGA Pin grid array component package.
phase One or more clocks in which a single unit of
information is transferred, consisting of:
• an address phase (a single address transfer in one
clock for a single address cycle and two clocks
for a dual address cycle)
• a data phase (one transfer state plus zero or more
wait states)
positive decoding A method of address decoding in which a device
responds to accesses only within an assigned address
range. See also subtractive decoding.
POST Power-on self test. A series of diagnostic routines
performed when a system is powered up.
pullups Resistors used to insure that signals maintain stable
values when no agent is actively driving the bus.
run time The time that follows Initialization Time.
SAC Single address cycle. A PCI transaction where a
32-bit address is transferred across a 32-bit data path
in a single clock cycle. See also DAC.
shared slot An arrangement on a PCI motherboard that allows a
PCI connector to share the system bus slot nearest the
PCI bus layout with an ISA, EISA, or MC bus
connector. In an MC system, for example, the shared
slot can accommodate either an MC expansion board
or a PCI expansion board.
single-function device A device that contains only one function.
sideband signals Any signal not part of the PCI specification that
connects two or more PCI-compliant agents and has
meaning only to those agents.
Revision 2.2
301
Special Cycle A message broadcast mechanism used for
communicating processor status and/or (optionally)
logical sideband signaling between PCI agents.
stale data Data in a cache-based system that is no longer valid
and, therefore, must be discarded.
stepping The ability of an agent to spread assertion of qualified
signals over several clocks.
subtractive decoding A method of address decoding in which a device
accepts all accesses not positively decoded by another
agent. See also positive decoding.
target An agent that responds (with a positive
acknowledgment by asserting DEVSEL#) to a bus
transaction initiated by a master.
Target-Abort A termination mechanism that allows a target to
terminate a transaction in which a fatal error has
occurred, or to which the target will never be able to
respond.
target initial latency The number of PCI clocks that the target takes to
assert TRDY# for the first data transfer.
target subsequent latency The number of PCI clocks that the target takes to
assert TRDY# from the end of the previous data
phase of a burst.
termination A transaction termination brings bus transactions to
an orderly and systematic conclusion. All
transactions are concluded when FRAME# and
IRDY# are deasserted (an idle cycle). Termination
may be initiated by the master or the target.
transaction An address phase plus one or more data phases.
turnaround cycle A bus cycle used to prevent contention when one
agent stops driving a signal and another agent begins
driving it. A turnaround cycle must last one clock
and is required on all signals that may be driven by
more than one agent.
wait state A bus clock in which no transfer occurs.
Revision 2.2
302