FPGA
拖延症懒癌患者
这个作者很懒,什么都没留下…
展开
-
found ‘0‘ definitions of operator “+“
VHDL编程中遇到该错误:found ‘0’ definitions of operator “+”, cannot determine exact overloaded matching definition for “+”原因:可能是没有引入STD_LOGIC_UNSIGNED程序包解决:library IEEE;use IEEE.STD_LOGIC_1164.ALL;use IEEE.STD_LOGIC_UNSIGNED.ALL;…...原创 2020-10-15 15:56:07 · 2225 阅读 · 0 评论 -
ISE启动Modelsim时报错:Platform Mismatch!
ISE启动Modelsim时报错:Platform Mismatch!在ISE14.7 中双击启动Modelsim SE-64仿真后,出现如下报错:ERROR: Platform mismatch!ERROR: Error(s) encountered while extracting pre-compiled simulation library information.原因:Process Properties中Complied Library Directory的路径设置错误解决:Proce原创 2020-09-04 19:51:39 · 2979 阅读 · 2 评论