VHDL语言的UART串行接口芯片设计程序清单

最新推荐文章于 2024-01-22 13:09:11 发布
最新推荐文章于 2024-01-22 13:09:11 发布
阅读量1.7k 收藏 3
点赞数
文章标签： 语言 vector signal div integer library

VHDL语言的UART串行接口芯片设计程序清单
附录1 数据接收据器的VHDL语言描述清单
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_signed.all;

ENTITY UART_receiver IS
PORT(RxD, Bclkx8, sysclk, reset, RDRF:IN STD_LOGIC;
       RDR:OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
       setRDRF, setOE, setFE:OUT STD_lOGIC);
END UART_receiver;

ARCHITECTURE rtl OF UART_receiver IS

TYPE stateTYPE IS (R_WAiT, START_DETECTED,R_DATA);
SIGNAL state, nextstate:stateTYPE;
SIGNAL RSR:STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL cnt1:INTEGER RANGE 0 TO 7;
SIGNAL cnt2:INTEGER RANGE 0 TO 8;
signal clr1,clr2 : std_logic;
SIGNAL inc1, inc2, shftRSR, loadRDR : STD_LOGIC;
SIGNAL Bclkx8_Dlayed, Bclkx8_rising:STD_LOGIC;

BEGIN
BclkX8_rising<=Bclkx8 AND (NOT Bclkx8_dlayed);
R_control:PROCESS(state,RxD,RDRF,cnt1,cnt2,BclkX8_rising)
BEGIN
--inc1<='0';inc2<='0';
--clr1<='0';clr2<='0';
shftRSR<='0'; loadRDR<='0'; setRDRF<='0'; setOE<='0';
setFE<='0';
CASE state IS
    WHEN R_WAIT =>
         IF(Rxd='0')THEN nextstate<=START_DETECTED;
            ELSE nextstate<=R_WAIT;
         END IF;
     WHEN START_DETECTED=>
            IF(Bclkx8_rising='0')THEN
               nextstate<=START_DETECTED;
            ELSIF(RxD='1') THEN
               clr1<='1';nextstate<=R_WAIT;
            ELSIF(cnt1=3) THEN
               clr1 <='1'; nextstate<=R_WAIT;
            ELSE
               inc1<='1';nextstate<=START_DETECTED;
            END IF;
WHEN R_DATA =>
    IF(Bclkx8_rising='0') THEN nextstate<=R_DATA;
ELSE inc1<='1';
IF(cnt1 /= 7) THEN nextstate<=R_DATA;
ELSIF(cnt2/=8) THEN
      shftRSR<='1'; inc2<='1'; clr1<='1';
     nextstate<=R_DATA;
ELSE
     Nextstate<=R_WAIT;
     setRDRF<='1'; clr1<='1'; clr2<='1';
     IF(RDRF='1') THEN setOE<='1';
     ELSIF(RXD='0') THEN setFE<='1';
     ELSE loadRDR<='1';
     END IF;
                  END IF;
            END IF;
     END CASE;
END PROCESS;
R_update:PROCESS(sysclk,reset)
BEGIN
IF(reset='0') THEN state<=R_WAIT;BclkX8_Dlayed<='0';
     cnt1<=0; cnt2<=0;
ELSIF(syscLk'EVENT AND sysclk='1') THEN
    state<=nextstate;
    IF(clr1='1') THEN cnt1 <=0;
     ELSIF(inc1='1') THEN cnt1<=cnt1+1;
    END IF;
    IF(clr2='1') THEN cnt2<=0;
     ELSIF(inc2='1') THEN cnt2<=cnt2+1;
    END IF;
    IF(shftRSR='1') THEN RSR<= RxD & RsR(7 DOWNTO 1);
    END IF;
    IF(loadRDR='1') THEN RDR<=RSR;
   END IF;
   BclkX8_Dlayed<=BclkX8;
END IF;
END PROCESS;
END rtl;

附录2 数据发送器的VHDL语言描述清单
LIBRARY IEEE;
USE IEEE．STD_LOGIC_1164．ALL;

ENTITY UART_transmitter IS
PORT(
Bclk，sysclk，reset，TDRE，loadTDR：IN STD_LOGIC;
DBUS：INSTD_LOGIC_VECTOR(7 DOWNTO 0);
setTDRE，TxD：OUT STD_ LOGIC);
END UART_transmitter;

ARCHITECTURE rtl OF UART_transmitter IS
TYPEstateTYPE IS(T_WAlT，SYNCH，T—DATA);
SIGNAL state，nextstate：stateTYPE；
SIGNAL TDR：STD_LOGIC__VECTOR(7 DOWNTO 0)：
SIGNAL TSR：STD_LOGIC_VECTOR(8 DOWNTO 0);

SIGNALBcnt：INTEGER RANGE 0 TO 9;
SIGNAL inc，clr，loadTSR，shftTSR，start：STD-LOGIC;
SIGNAL Bclk_rising，Bclk_Dlayed：STD_LOGIC;
BEGIN
TxD<=TSR(0)：   
setTDRE<=loadTSR；
Bclk_rising<=Bclk AND (N0T Bclk_Dlayed);

T_control:PROCESS(state，TDRE，Bcnt，Bclk_rising)
BEGIN
inc=’0’：clr<='0'；loadTSR<=’0’；shftTSR<='0';
start<='0';   
CASE state IS
    WHEN T_WAIT=>
IF(TDRE=’0’)THEN loadTSR<=’1’nextstate<=SYNCH;
ELSE nextstate<=T_WAIT;
    END lF;
    WHEN SYNCH=>
IF(Bclk_rising=’1’)THEN start<=’1’;nextstate<=T_DATA;
    ELSE nextState<=SYNCH;
    END IF;
    WHENT_ DATA=>
    IF(Bclk_rising='0')THEN nextstate<=T_DATA;
    ELSIF(Bcnt／=9)THEN
       shftTSR='l';iucl;nextstate<=T_DATA;
    ELSE clr<=’1’;nextstate<=T_WAIT;
    END IF;
END CASE;
END PROCESS;

T_updale;PROCESS(sysclk,reset)
BEGIN
IF(reset=’0’)THEN
   TSR<=”111111111”;state<=T_WAIT,Bcnt<=0;Bclk_dlayed<=’0’;
ELSIF(sysclk’EVENT AND sysclk=’1’)THEN
    State<=nextstate;
IF(clr=’l’)THEN Bcnt<=0;ELSIF(inc=’l')THEN
                  Bcnt<=Bcnt+1;
END IF;
IF（loadTDR=T)THENTDR<=DBUS;ENDIF;
IF(loadTSR=‘1’)THEN TSR<=TDR&’1’;
ELSIF(START='I')THENTSR(0)<=‘0’;
ELSIF(shffrSR='1')THENTSR<='I，&TSR(8DOWNT01);ENDIF;
Bclk_Dlayed<=Bclk;
END IF;
IF(loadTDR=’1’)THEN TDR<=DBUS;END IF;
IF(loadTSR=’1’)THER TSR<=TDR&’1’;
ELSEIF(START=’1’)THEN TSR(0),=’0’;
ELSEIF(shiftTSR=’1’)THEN TSR<=’1’&TSR(8 DOWNTO 1);
END IF;
Bclk_Dlayed<=Bclk;

END IF;
END PROCESS;
END rtl;

附录3 波特率发生器的VHDL语言描述清单
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGlC_UNSIGNED.ALL;

ENTITY UART_clkdiv IS
POPT(
    sysclk:iN STD_LOGlC;
    sel:IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    BclkX8:BUFFER STD_LOGIC;
    Bclk:OUT STD_LOGIC);
END UART_clkdiv;

ARCHITECTURE rtl OF UART_clkdiv IS
SIGNAL divl:STD_LOGIC_VECTOR(3 DOWNTO 0):="0000";
SIGNAL div2:STD_LOGIC_VECTOR (7 DOWNTO 0):="00000000";
SIGNAL div3:STD_LOGIC_VECTOR(2 DOWNTO 0)="000";
SIGNAL clkdivl3:STD_LOGIC;
BEGIN
div_13:prOCESS(syselk)
BEGIN
IF(sysclk'EVENT AND sysclk='1')THEN
    IF(div1="1100")THEN div1<="0000";
ELSE div1<=divl+1;
END IF;
END IF;
END PROCeSS;
BEGIN
IF(clkdivl3'VENT AND clkdivl3='1')THEN
    div2<=div2+l;
END IF;
END PROCESS;
clkdiv13<=div1(3);

div_pro:PROCESS(clkdiv13);
BEGIN
IF(clkdiv13'EVENT AND clkdiv13='1')THEN
   div2<=div2=1;
END IF;
END PROCESS;
BclkX8<=div2(CONV_INTEGER(sel))；--select baud rate

div_8:pROCESS(BclkX8)
BEGIN
IF(BclkX8'EVENT AND BcLkXS='1')THEN
    div3<=dlv3+1;
    END IF;
    END PROCESS;
    bclk<=div3(2);
    END rtl;
LIBRARY IEEE;
    USE IEEE.STD_LOGIC_11164.ALL;
    USE IEEE.STD_LOGlC_UNSIGNED.ALL;

ENTITY UART_clkdiv IS
POPT(
    sysclk：IN STD_LOGlC;
    sel:IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    BclkX8：BUFFER STD_LOGIC;
    Bclk:OUT STD_LOGIC);
END UART_clkdiv;

ARCHITECTURE rtl OF UART_clkdiv IS
SIGNAL divl:STD_LOGIC_VECTOR(3 DOWNTO 0)：=”0000”;
--divide by 13 counter
SIGNAL div2：STD_LOGIC_VECTOR (7 DOWNTO 0)：=”00000000”;
--divide by 256 counter
SIGNAL div3:STD_LOGIC_VECTOR(2 DOWNTO 0)=”000”;
--Divide by 8 counter
SIGNAL clkdivl3:STD_LOGIC;
BEGIN
div_13：PROCESS(syselk)
BBGIN
IF(sysclk’EVENT AND sysclk=’1’)THEN
    IF(div1="1100")THEN div1<="0000";
ELSE div1<=divl+1;
END IF;
END IF;
END PROCSS （clkdivl3）
BEGIN
IF(clkdivl3’VENT AND clkdivl3=’1’)THEN
    div2<=div2+l;
END IF;
END PROCESS;
clkdiv13<=div1(3);

div_pro:PROCESS(clkdiv13);
BEGIN
IF(clkdiv13’EVENT AND clkdiv13=’1’)THEN
   div2<=div2=1;
END IF;
END PROCESS;
BclkX8<=div2(CONV_INTEGER(sel))；--select baud rate

div_8：PROCESS(BclkX8)
BEGIN
IF(BclkX8'EVENT AND BcLkXS=’1’)THEN
    div3<=dlv3+1;
    END IF;
    END PROCESS;
    bclk<=div3(2);
    END rtl;
附录4 UART总体的VHDL语言描述清单
LIBRARY IEEE;
    USE IEEE.STD_LOGIC_1164.aLL;
    USE IEEe.STD_LOGIC_UNSIGNED.aLL;

ENTITY UART IS
PORT(
    reset, cs, R_W, clk, RxD, a1,a0:IN STD_LOGIC;
    d:INOUT STD_LOGiC_VECTOR(7 DOWNTO 0);
     IRQ, TxD:OUT STD_LOGIC);
END UART;

ARCHITECTURE rtl OF UART IS
COMPONENT UART_Receiver
     PORT(
      RxD,BclkX8,sysclk, reset, RDRF:IN STD_LOGIC;
       RDR:OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    setRDRF, SETOE,setFE:OUT STD_LOGIC);
END COMPONENT;
COMPONENT UART_transmitter
PORT(
     Bclk,sysclk,reset, TDRE, IoadTDR:IN STD_LOGIC;
     DBUS:IN STD_LOGIC_VECTOR(7 DOWNTO 0);
     setTDRE, TxD:OUT STD_LOGIC);
END COMPONENT;
COMPONENT UART_clkdiv
PORT(
     Sysclk:IN STD_LOGIC;
     sel:IN STD_LOGIC_VECTOR(2 DOWNTO 0);
     BclkX8:BUFFER STD_LOGIC;
     Bclk:OUT STD_LOGIC);
END COMPONENT;
SIGNAL RDR :STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL SCSR :STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL SCCR :STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL TDRE, RDRF, OE, FE, TIE, RIE:STD_LOGIC;
SIGNAL Baudsel :STD_LOGIC_VECTOR(2 DOWNTO 0);
SIGNAL addr :STD_LOGIC_VECTOR(1 DOWNTO 0);
SIGNAL setTDRE, setRDRF, setOE, setFE, loadTDR, loadSCCR:STD_LOGIC;
SIGNAL clrRDRF,Bclk,BclkX8,SCI_Read, SCI_Write:STD_LOGIC;
BEGIN
addr<=a1&a0;
u0:UART_Receiver PORT MAP(RxD,BclkX8,clk,reset,RDRF,RDR,setRDRF,setOE,setFE);
U1:UART_Transmitter PORT MAP(Bclk,clk,reset,TDRE,LoadTDR,d,
          setTDRE,TxD);                        
u2:UART_clkdiv PORT MAP(clk,Baudsel,BclkX8,Bclk);
PROCESS(clk, reset)
BEGIN
IF(reset='0') THEN
TDRE<='1'; RDRF<='0'; oE<='0'; FE<='0';
TIE<= '0'; RIE<='0';
ELSIF(clk'EVENT AND clk='1') THEN
TDRE<=(setRDRf AND NOT TDRE) OR (NOT loadTDR AND TDRE);
RDRF<=(setRDRF AND NOT RDRF) OR (NOT clrRDRF AND RDRF);
OE<=(setOE AND NOT OE) OR (NOT clrRDRF AND OE);
FE<=(setFE AND NOT FE) OR (NOT clrRDRF AND FE);
   IF(loadSCCR='1') THEN TIE<=d(7); RIE<=d(6);
                 Baudsel<=d(2 DOWNTO 0);
   END IF;
END IF;
END PROCESS;
IRQ<= '1' WHEN ((RIE='1' AND (RDRF='1' OR OE='1'))
                           OR(TIE='1'AND TDRE='1'))
ELSE
       '0';
SCSR<= TDRE & RDRF & "0000" & OE & FE;
SCCR<=TIE & RIE & "000" & Baudsel;
SCI_Read <='1' WHEN (cs='1'AND R_W='1') ELSE
                '0';
SCI_Write<= '1' WHEN (cs='1' AND R_W='0') ELSE
                 '0';
clrRDRF <='1' WHEN (SCI_Read='1' AND addr="00") ELSE
                '0';
loadTDR <='1' WHEN (SCI_Write='1' AND addr="00") ELSE
                '0';
loadSCCR <='1' WHEN (SCI_Write='1' AND addr="10")ELSE
               '0';
d <="ZZZZZZZZ" WHEN (SCI_Read='0')ELSE
RDR        WHEN (addr="00")      ELSE
   SCSR        WHEN (addr="01")      ELSE
   SCCR;
END rtl;

LIRARY IEEE;
    USE IEEE.STD_LOGIC _1164．ALL;
    USE IESE .STD_LOGIC_UNSIGNED．ALL;

ENTITY UART IS
PORT(
    reset, cs, R_W, clk, RxD, a1,a0: IN STD_LOGIC;
    d:INOUT STD_LOG1C_ VECTOR(7 DOWNTO 0);
     IRQ, TxD:OUT STD_LOGIC);
END UART;

ARCHITECTURE rtl OF UART IS
COMPONENT UART_Receiver
     PORT(
      RxD,BclkX8,sysclk, reset, RDRF:IN STD_LOGIC;
       RDR:OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    setRDRF, SETOE,setFE:OUT STD_LOGIC;
END COMPONENT;
COMPONENT UART_transmitter
PORT(
     Bclk,sysclk,reset, TDRE, IoadTDR:IN STD_LOGIC;
     DBUS:IN STD_LOGIC_ VECTOR(7 DOWNTO 0);
     setTDRE, TxD:OUT STD_LOGIC);
END COMPONENT;
COMPONENT UART_clkdiv
PORT(
     Sysclk:IN STD_LOGIC;
     sel:IN STD_LOGIC _VECTOR(2 DOWNTO 0);
     BclkX8:BUFFER STD_LOGIC;
     Bclk:OUT STD_LOGIC);
END COMPONENT;,
SIGNAL RDR :STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL SCSR :STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL SCCR :STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL TDRE, RDRF, OE, FE, TIE, RIE:STD_LOGIC;
SIGNAL Baudsel :STD_LOGIC_VECTOR(2 DOWNTO 0);
SIGNAL addr :STD_LOGIC_VECTOR(1 DOWNTO 0);
SIGNALsetTDRE, setRDRF, setOE, setFE, loadTDR, loadSCCR:STD_LOGIC;
SIGNALclrRDRF,Bclk,BclkX8,SCI_Read, SCI_Write:STD_LOGIC;
BEGIN
addr<=a1&a0;
u0:UART_ReceiverPORT MAP(RxD,BclkX8,clk,reset,RDRF,RDR,setRDRF,setOE,setFE);
U1:UART_Transmitter PORT MAP(Bclk,clk,reset,TDRE,loadTDR,d,
          setTDRE,TxD);                        
u2:UART_clkdiv PORT MAP(clk,Baudsel,BclkX8,Bclk);
PROCESS(clk, reset)
BEGIN
IF(reset='0') THEN
TDRE<='1'; RDRF<='0'; 0E<='0'; FE<='0';
TIE<= '0'; RIE<='0'
ELSIF(clk'EVENT AND clk='1') THEN
TDRE<=(setRDRE AND NOT TDRE) OR (NOT loadTDRE AND TDRE);
RDRF<=(setRDRF AND NOT RDRF) OR (NOT clrRDRF AND RDRF);
OE<=(setOE AND NOT OE) OR (NOT clrRDRF AND OE);
FE<=setFE AND NOT FE) OR (NOT clrRDRF AND FE);
   IF(loadSCCR=’1’) THEN TIE<=d(7); RIE<=d(6);
                 Baudsel<=d(2 DOWNTO 0);
   END IF;
END IF;
END PROCESS;
IRQ<= '1' WHEN ((RIE=' 1' AND (RDRF='1' OR OE=’1’));
                           OR(TIE='I'AND TDRE='1’))
ELSE
       '0';
SCSR<= TDRE & RDRF & "0000" & OE & FE;
SCCR<=TIE & RIE & "000" & Baudsel;
SCI_Read <=' 1' WHEN (cs=’1’, AND R_W='1') ELSE
                '0';
SCI_Write<= '1' WHEN (cs=’1’ AND R_ W='0') ELSE
                 '0';
clrRDRF <= '1’ WHEN (SCI_Read=’1’ AND addr=”00”) ELSE
                ’0’;
loadTDR <= '1’ WHEN (SCI_Write=’1’ AND addr=”00”) ELSE
                ’0’;
loadSCCR <=’1’ WHEN (SCI_Write=’1’ AND addr=”10”)ELSE
               ’0’;
d <=”ZZZZZZZZ” WHEN (SCI_Read=’0’)ELSE
RDR        WHEN (addr=-"00")      ELSE
   SCSR        WHEN (addr="0l')      ELSE
   SCCR;
END rtl;
LIbRARY IEEE;
    USE IEEE.STD_LOGIC_1164.aLL;
    USE IEEe.STD_LOGIC_UNSIGNED.aLL;

ENTITY UART IS
PORT(
    reset, cs, R_W, clk, RxD, a1,a0:IN STD_LOGIC;
    d:INOUT STD_LOGiC_VECTOR(7 DOWNTO 0);
     IRQ, TxD:OUT STD_LOGIC);
END UART;

ARCHITECTURE rtl OF UART IS
COMPONENT UART_Receiver
     PORT(
      RxD,BclkX8,sysclk, reset, RDRF:IN STD_LOGIC;
       RDR:OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    setRDRF, SETOE,setFE:OUT STD_LOGIC);
END COMPONENT;
COMPONENT UART_transmitter
PORT(
     Bclk,sysclk,reset, TDRE, IoadTDR:IN STD_LOGIC;
     DBUS:IN STD_LOGIC_VECTOR(7 DOWNTO 0);
     setTDRE, TxD:OUT STD_LOGIC);
END COMPONENT;
COMPONENT UART_clkdiv
PORT(
     Sysclk:IN STD_LOGIC;
     sel:IN STD_LOGIC_VECTOR(2 DOWNTO 0);
     BclkX8:BUFFER STD_LOGIC;
     Bclk:OUT STD_LOGIC);
END COMPONENT;
SIGNAL RDR :STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL SCSR :STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL SCCR :STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL TDRE, RDRF, OE, FE, TIE, RIE:STD_LOGIC;
SIGNAL Baudsel :STD_LOGIC_VECTOR(2 DOWNTO 0);
SIGNAL addr :STD_LOGIC_VECTOR(1 DOWNTO 0);
SIGNAL setTDRE, setRDRF, setOE, setFE, loadTDR, loadSCCR:STD_LOGIC;
SIGNAL clrRDRF,Bclk,BclkX8,SCI_Read, SCI_Write:STD_LOGIC;
BEGIN
addr<=a1&a0;
u0:UART_Receiver PORT MAP(RxD,BclkX8,clk,reset,RDRF,RDR,setRDRF,setOE,setFE);
U1:UART_Transmitter PORT MAP(Bclk,clk,reset,TDRE,LoadTDR,d,
          setTDRE,TxD);                        
u2:UART_clkdiv PORT MAP(clk,Baudsel,BclkX8,Bclk);
PROCESS(clk, reset)
BEGIN
IF(reset='0') THEN
TDRE<='1'; RDRF<='0'; oE<='0'; FE<='0';
TIE<= '0'; RIE<='0';
ELSIF(clk'EVENT AND clk='1') THEN
TDRE<=(setRDRf AND NOT TDRE) OR (NOT loadTDR AND TDRE);
RDRF<=(setRDRF AND NOT RDRF) OR (NOT clrRDRF AND RDRF);
OE<=(setOE AND NOT OE) OR (NOT clrRDRF AND OE);
FE<=(setFE AND NOT FE) OR (NOT clrRDRF AND FE);
   IF(loadSCCR='1') THEN TIE<=d(7); RIE<=d(6);
                 Baudsel<=d(2 DOWNTO 0);
   END IF;
END IF;
END PROCESS;
IRQ<= '1' WHEN ((RIE='1' AND (RDRF='1' OR OE='1'))
                           OR(TIE='1'AND TDRE='1'))
ELSE
       '0';
SCSR<= TDRE & RDRF & "0000" & OE & FE;
SCCR<=TIE & RIE & "000" & Baudsel;
SCI_Read <='1' WHEN (cs='1'AND R_W='1') ELSE
                '0';
SCI_Write<= '1' WHEN (cs='1' AND R_W='0') ELSE
                 '0';
clrRDRF <='1' WHEN (SCI_Read='1' AND addr="00") ELSE
                '0';
loadTDR <='1' WHEN (SCI_Write='1' AND addr="00") ELSE
                '0';
loadSCCR <='1' WHEN (SCI_Write='1' AND addr="10")ELSE
               '0';
d <="ZZZZZZZZ" WHEN (SCI_Read='0')ELSE
RDR        WHEN (addr="00")      ELSE
   SCSR        WHEN (addr="01")      ELSE
   SCCR;
END rtl;

sky156
关注
UART_VHDL VHDL语言写的串口收发程序
05-15
VHDL 编写的UART程序。绝对好用。包含收发两部分。在同一个VHD文件中。接收完成有一高脉冲指示。 另一高脉冲指示发送开始、资源内部注释清晰。
用VHDL语言实现的uart通信协议
08-24
这是一个用VHDL语言写的UART的程序，已经在FPGA板子验证通过。实现了uart通信。
VHDL串口程序
02-03
VHDL串口的程序，方便使用，适合硬件开发，该程序也可以做成模块，利用Qus2可以下载到硬件
VHDL 串口程序
10-20
VHDL 语言 实现串口的自发自收。
VHDL语言的UART串行接口芯片[参考].pdf
10-12
在本文件中，我们关注的是使用VHDL设计UART（通用异步收发传输器）串行接口芯片。UART是一种常见的串行通信接口，用于设备间的低速率数据传输。 UART工作原理： UART接口通过串行通信将数据按位传输，通常包括起始...
用VHDL设计专用串行通信芯片
01-19
　目前，许多厂商都提供通用的串行通信芯片，其传输方式分为同步方式和异步方式。其中，异步芯片大多与INTEL的8250芯片兼容；而同步方式，由于一般涉及到所支持的传输协议（BSC、HDLC、SDLC等），所以当用户要求应用...
基于VHDL语言设计UART串口通信测试quartus工程文件.zip
最新发布
05-27
基于VHDL语言设计UART串口通信测试quartus工程文件 -- 程序实现了一个收发一帧10个bit（即无奇偶校验位）的串口控 --制器，10个bit是1位起始位，8个数据位，1个结束 --位。串口的波特律由程序中定义的div_par参数...
vhdl uart
weixin_34268843的博客
05-11 122
1 ------------------------------------------------------- 2 -- Design Name : uart_vhdl 3 -- File Name : uart_vhdl.vhd 4 -- Function : Simple UART 5 -- Coder : Deepak Kumar ...
VHDL串口通信程序
12-05
VHDL串口通信程序，经实际硬件平台上验证可以很好工作。
vhdl实现的串口通信程序
07-16
用VHDL实现的串口接收和发送程序，最高可支持1.5Mb/s的数据传输
VHDL设计的串口通信程序
07-27
本文给出一个VHDL设计的串口通信程序，感兴趣的朋友可以看看。
VHDL串口通信程序设计
07-31
本模块的功能是验证实现和PC机进行基本的串口通信的功能。需要在PC机上安装一个串口调试工具来验证程序的功能。
经典UART串行通信VHDL程序
08-18
UART的VHDL语言描述源代码，包含波特率发生器、接收器和发送器
VHDL编写串口接收与发送
05-26
在quartus上设计的串口接收与发送，波特率为9600，起始位1位，数据位8位，校验位1位，文档包括波特率发生器模块，接收器模块，发送器模块程序设计。
通用可调UART串口通信协议VHDL代码Quartus仿真
xiakunpei123的博客
01-22 1196
代码功能： 通用可调UART串口通信协议 1、可以调整波特率 2、可以调整数据位长度 3、可以调整停止位长度 4、可以调整校验位长度 5、可以设置奇偶校验 6、支持串口发送和接收 7、具有VHDL和Verilog两个独立工程文件
一、VHDL实现UART协议代码
weixin_47881377的博客
12-23 782
【代码】VHDL实现UART协议代码。
通用UART串口收发RS232接口VHDL代码Quartus仿真
xiakunpei123的博客
12-29 581
代码功能： 通用UART串口收发RS232接口 1、具有串口发送和接收功能 2、波特率、数据位长度、停止位长度、校验位长度、校验位奇偶可设置 默认为：115200波特率，数据位长度8bit，停止位长度1bit,校验位1bit,奇校验 波特率、数据位长度、停止位长度、校验位长度、校验位奇偶可通过以下代码设置 uart_baudrate
VHDL实现专用串行通信芯片设计——同步收发器
"本文介绍了如何使用VHDL设计专用串行通信芯片，特别是在同步传输协议需求下，如何利用现代可编程ASIC技术，如FPGA和CPLD，来替代传统逻辑元器件，提高设计效率和系统稳定性。文章通过实例展示了在统计时分复用器...
评论
添加红包

请填写红包祝福语或标题

个

红包个数最小为10个

元

红包金额最低5元

当前余额3.43元 前往充值 >
需支付：10.00元
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包
实付元
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明：

1.余额是钱包充值的虚拟货币，按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载，可以购买VIP、付费专栏及课程。

余额充值