基于OHCI的USB主机 —— 背景介绍

最新推荐文章于 2021-10-05 16:45:15 发布
最新推荐文章于 2021-10-05 16:45:15 发布
阅读量118 收藏
点赞数
文章标签： 操作系统 嵌入式
版权声明：本文为博主原创文章，遵循 CC 4.0 BY-SA 版权协议，转载请附上原文出处链接和本声明。
本文链接：https://blog.csdn.net/weixin_34082854/article/details/85078304
版权
使用AT91RM9200作为主控CPU，利用该芯片的USB主机接口访问U盘，根据接收的上层命令把相应数据保存到U盘的指定文件上。不使用额外的专用USB控制芯片，要求稳定可靠，效率高，不能影响运行在该CPU上的其它程序。
AT91RM9200程序加载后直接运行，没有操作系统。
以上就是我做的基于OHCI的USB主机的项目背景，这个项目是做什么的不重要，你可以把它想象成任何项目，关键是这个项目要求使用U盘来保存数据。
另外，在我们的项目中没有使用任何一款嵌入式操作系统，所有的程序都运行在同一个主循环中，自己来实现任务调度。说到操作系统，其实很惭愧，自从我开始从事嵌入式系统的开发到现在，十几年了，从来没有用过任何操作系统，所有程序都是裸机直接运行。好处是系统简单，一切都在自己的掌握之中，出了问题可以很快得到解决。坏处是系统的移植性差，换了个系统有很多通用的代码需要重新编写。
不过我做的那些嵌入式系统现在看来其实都是蛮简单的，用了操作系统可能反而更麻烦，首先得花时间学习操作系统，而且出了问题还要分析确认这问题是不是操作系统的问题，一旦是操作系统的问题还要想办法怎么规避，算了，有那个时间项目早就做完了。
没有操作系统，我的程序更加清晰，没有了驱动程序加载、操作系统API调用，反而可以更加清楚地知道如何基于OHCI规范实现USB主机。在开始讲解之前，我想读者应该具备如下的基础知识：
1、 USB接口基础知识；
2、 USB层通信协议及基本工作流程；
3、 USB主机对USB设备的管理流程；
4、 OHCI标准 —— AT91AM9200对USB接口的操作标准；
5、 Mass Storage Protocol —— 对U盘访问的存储控制协议；
6、 UFI Command - U盘读写等操作命令；
7、 FAT16文件系统；
以上内容有一些我会在需要的时候加以说明，更加详细的内容请自行参考相关资料。下面是我做开发过程中参考的一些资料：
1、 《Open Host Controller Interface Specification for USB》
路径
ftp://ftp.compaq.com/pub/supportinformation/papers/hcir1_0a.exe
说明
OHCI接口规范，解压后得到Word文档
2、 《ARM嵌入式系统软件开发实例（一、二）》
路径
 
说明
周立功等编著，北京航空航天大学出版社
3、 《USB 2.0应用系统开发实例精选》
路径
 
说明
廖济林编著，电子工业出版社
4、 《Universal Serial Bus Mass Storage Class Bulk-Only Transport》
USB Bulk-Only协议规范
5、 《Universal Serial Bus Mass Storage Class UFI Command Specification》
USB UFI命令规范
6、 《Microsoft Extensible Firmware Initiative FAT32 File System Specification》
FAT32文件格式，基础部分与FAT16兼容
weixin_34082854
关注
  • 0
    点赞
  • 踩
  • 0
    收藏
    觉得还不错? 一键收藏
  • 0
    评论
USB——硬件控制器分类(OHCI UHCI EHCI xHCI)))
tyustli
09-07 2619
OHCI 不仅仅用于 USB，也支持一些其他的接口，比如苹果的 Firewire 等，OHCI 由于硬件比较难，所以软件要求就降低了，软件相对来说比较简单。全称是 Kinetis Host Controller Interface，因在 NXP Kinetis 系列微控制器中被大量使用而得名，是一个设计简单但功能完整的 USB 控制器，可以工作在 单一的主机和设备模式下，配合一些其他的芯片也可以支持 OTG 工作模式，具有占用内存小并且驱动程序易于开发的特性。OHCI、UHCI都是USB1.1的接口标准。
USB控制器初始化 Linux,USB——usb host controller driver初始化
weixin_36356958的博客
05-13 1745
概述本文对USB驱动中的HCD(主机控制器驱动，Host Controller Driver)初始化代码进行分析，梳理总结其中涉及到的重要数据结构和处理流程。HCD驱动代码根据USB标准分为OHCI、UHCI、EHCI和XHCI，本文以EHCI标准为主，进行分析，选取freescale驱动代码初始化代码分析HCD驱动是CPU上USB主机控制器的抽象，HCD驱动代码位于driver/usb/host...
Open Host Controller Interface Specification for USB
09-01
Open Host Controller Interface Specification for USB
基于OHCI的USB主机 —— OHCI（端点）
weixin_34167043的博客
11-30 127
OHCI (Open Host Controller Interface)，是康柏、微软、国家半导体等公司共同制定的一个USB主机接口规范，它提供一个更抽象的接口来完成USB数据传输工作。 在OHCI规范中，最重要的几个概念是端点（EndPoint - ED）、传输描述符（Transport Descriptor - TD）、主机控制器通信区（HCCA）。其中ED负责确定传输类型（控制传输、批量...
基于OHCI的USB主机 —— 寄存器层（说明）
weixin_33997389的博客
11-17 222
AM9200支持标准的OHCI规范，在其开发文档中对于USB主机部分的说明干脆就直接说参见OHCI规范。 阅读AM9200的例程《AT91RM9200-BasicUHP》代码，发现系统已经提供了访问OHCI寄存器的指针pUhp，使用该指针就可以访问到所有的OHCI寄存器，因此读写寄存器的操作就是对pUhp指针进行操作。 按照面向对象的编程思想，将所有寄存器看作是一个对象，对其操作都是通过接口来...
OpenHCI Open Host Controller Interface Specification for USB(OHCI Rev1.0)
03-19
USB主机控制器标准，写USB OHCI驱动时使用，即OpenHCI Open Host Controller Interface
基于OHCI的USB主机 —— OHCI（HCCA）
Rainman的专栏
12-07 1784
主机控制器通信区（HCCA）是一个256字节对齐的内存数据结构，被系统软件用于与HC进行通信，收发相关控制和状态信息。系统软件通过HcHCCA寄存器设置HCCA的地址到HC。该结构允许软件给HC的函数指明方向，而不需要从HC读取，除非不寻常的状况发生（例如发生错误）。通常与HC的交互可以通过读取HCCA结构的值或者写入
USB主机协议OHCI
09-16
OHCI与另外两种常见的USB主机控制器规范——EHCI（Enhanced Host Controller Interface）和XHCI（eXtensible Host Controller Interface）相比，有其独特之处： - **OHCI**：主要支持USB 1.1标准，适用于低速和全速...
Open Host Controller Interface Specification for USB pdf
05-12
pdf版本，解决word版本太老部分软件不支持的问题 USB的SPEC,OCHI版本
Open Host Controller Interface Specification
03-04
TABLE OF CONTENTS<br>1. INTRODUCTION.........................................................................................................1<br>2. TERMS AND ABBREVIATIONS.................................................................................2<br>3. ARCHITECTURAL OVERVIEW..................................................................................6<br>3.1 Introduction..........................................................................................................6<br>3.2 Data Transfer Types............................................................................................7<br>3.3 Host Controller Interface.....................................................................................7<br>3.3.1 Communication Channels............................................................................................7<br>3.3.2 Data Structures...........................................................................................................8<br>3.4 Host Controller Driver Responsibilities...........................................................12<br>3.4.1 Host Controller Management....................................................................................12<br>3.4.2 Bandwidth Allocation................................................................................................12<br>3.4.3 List Management......................................................................................................13<br>3.4.4 Root Hub..................................................................................................................13<br>3.5 Host Controller Responsibilities......................................................................13<br>3.5.1 USB States...............................................................................................................13<br>3.5.2 Frame management...................................................................................................14<br>3.5.3 List Processing..........................................................................................................14<br>4. DATA STRUCTURES...............................................................................................15<br>4.1 Overview.............................................................................................................15<br>4.2 Endpoint Descriptor..........................................................................................16<br>4.2.1 Endpoint Descriptor Format......................................................................................16<br>4.2.2 Endpoint Descriptor Field Definitions........................................................................17<br>4.2.3 Endpoint Descriptor Description...............................................................................18<br>4.3 Transfer Descriptors.........................................................................................19<br>4.3.1 General Transfer Descriptor......................................................................................19<br>4.3.1.1 General Transfer Descriptor Format...................................................................20<br>4.3.1.2 General Transfer Descriptor Field Definitions.....................................................20<br>4.3.1.3 General Transfer Descriptor Description.............................................................21<br>4.3.1.3.1 Buffer Address Determination.....................................................................21<br>4.3.1.3.2 Packet Size..................................................................................................21<br>4.3.1.3.3 Condition Codes..........................................................................................22<br>4.3.1.3.4 Sequence Bits..............................................................................................22<br>4.3.1.3.5 Transfer Completion....................................................................................23<br>4.3.1.3.6 Transfer Errors............................................................................................23<br>4.3.1.3.6.1 Transmission Errors..............................................................................24<br>4.3.1.3.6.2 Sequence Errors...................................................................................24<br>vi<br><br>OpenHCI - Open Host Controller Interface Specification for USB<br>4.3.1.3.6.3 System Errors.......................................................................................25<br>4.3.1.3.7 Special Handling..........................................................................................25<br>4.3.1.3.7.1 NAK.....................................................................................................25<br>4.3.1.3.7.2 Stall......................................................................................................25<br>4.3.2 Isochronous Transfer Descriptor...............................................................................25<br>4.3.2.1 Isochronous Transfer Descriptor Format............................................................25<br>4.3.2.2 Isochronous Transfer Descriptor Field Definitions..............................................26<br>4.3.2.3 Isochronous Transfer Descriptor Description......................................................26<br>4.3.2.3.1 Buffer Addressing........................................................................................27<br>4.3.2.3.2 Data Packet Size.........................................................................................28<br>4.3.2.3.3 Status..........................................................................................................28<br>4.3.2.3.4 Transfer Completion....................................................................................28<br>4.3.2.3.5 Transfer Errors............................................................................................28<br>4.3.2.3.5.1 Transmission Errors..............................................................................29<br>4.3.2.3.5.2 Sequence Errors...................................................................................29<br>4.3.2.3.5.3 Time Errors..........................................................................................29<br>4.3.2.3.5.4 System Errors.......................................................................................30<br>4.3.2.3.6 Special Handling..........................................................................................31<br>4.3.2.3.6.1 NAK and STALL.................................................................................31<br>4.3.2.4 PacketStatusWord..............................................................................................31<br>4.3.2.4.1 Packet Status Word Field Definitions...........................................................31<br>4.3.3 Completion Codes.....................................................................................................32<br>4.3.3.1 Condition Code Description...............................................................................33<br>4.4 Host Controller Communications Area............................................................33<br>4.4.1 Host Controller Communications Area Format..........................................................34<br>4.4.2 Host Controller Communications Area Description...................................................34<br>4.4.2.1 HccaInterruptTable............................................................................................34<br>4.4.2.2 HccaFrameNumber............................................................................................35<br>4.4.2.3 HccaDoneHead..................................................................................................35<br>4.5 Endpoint List Processing.................................................................................36<br>4.6 Transfer Descriptor Queue Processing...........................................................37<br>5. HOST CONTROLLER DRIVER................................................................................38<br>5.1 Host Controller Management............................................................................38<br>5.1.1 Initialization..............................................................................................................38<br>5.1.1.1 Load and Locate................................................................................................39<br>5.1.1.2 Verify Host Controller and Allocate Resources...................................................39<br>5.1.1.3 Take Control of Host Controller.........................................................................40<br>5.1.1.3.1 SMM Driver, Power-Up..............................................................................40<br>5.1.1.3.2 BIOS Driver................................................................................................40<br>5.1.1.3.3 OS Driver, SMM Active..............................................................................41<br>5.1.1.3.4 OS Driver, BIOS Active..............................................................................41<br>5.1.1.3.5 OS Driver, neither SMM nor BIOS.............................................................41<br>5.1.1.3.6 SMM Driver, Re-Entry................................................................................42<br>vii<br><br>OpenHCI - Open Host Controller Interface Specification for USB<br>5.1.1.4 Setup Host Controller........................................................................................42<br>5.1.1.5 Begin Sending SOFs...........................................................................................42<br>5.1.2 Operational States.....................................................................................................43<br>5.1.2.1 USBRESET..........................................................................................................43<br>5.1.2.2 USBOPERATIONAL..............................................................................................43<br>5.1.2.3 USBSUSPEND......................................................................................................43<br>5.1.2.4 USBRESUME.......................................................................................................44<br>5.2 Schedule.............................................................................................................44<br>5.2.1 Sample Host Controller Driver Definitions................................................................46<br>5.2.2 Miscellaneous Definitions..........................................................................................46<br>5.2.3 Host Controller Descriptors Definitions.....................................................................47<br>5.2.4 Host Controller Driver Descriptor Definitions...........................................................48<br>5.2.5 Host Controller Endpoints........................................................................................50<br>5.2.6 Host Controller Driver Internal Definitions................................................................51<br>5.2.7 Endpoint Descriptor Lists.........................................................................................54<br>5.2.7.1 Bulk and Control................................................................................................54<br>5.2.7.1.1 Adding........................................................................................................54<br>5.2.7.1.2 Removing....................................................................................................56<br>5.2.7.1.3 Pause...........................................................................................................59<br>5.2.7.2 Interrupt.............................................................................................................61<br>5.2.7.2.1 Polling Rate.................................................................................................64<br>5.2.7.2.2 Adding........................................................................................................66<br>5.2.7.2.3 Removing....................................................................................................66<br>5.2.7.2.4 Pause...........................................................................................................67<br>5.2.7.3 Isochronous.......................................................................................................67<br>5.2.7.3.1 Adding........................................................................................................68<br>5.2.7.3.2 Removing....................................................................................................68<br>5.2.7.3.3 Pause...........................................................................................................68<br>5.2.8 Transfer Descriptor Queues......................................................................................68<br>5.2.8.1 The NULL or Empty Queue...............................................................................68<br>5.2.8.2 Adding to a Queue.............................................................................................69<br>5.2.8.3 Removing from a Queue.....................................................................................73<br>5.2.8.4 Cancel................................................................................................................74<br>5.2.9 Done Queue..............................................................................................................75<br>5.2.10 USB Bandwidth Allocation.....................................................................................78<br>5.2.10.1 Scheduling Overrun Errors...............................................................................78<br>5.2.11 ControlBulkServiceRatio........................................................................................79<br>5.3 Host Controller Interrupt...................................................................................80<br>5.4 FrameInterval Counter.......................................................................................85<br>5.5 Root Hub............................................................................................................86<br>viii<br><br>OpenHCI - Open Host Controller Interface Specification for USB<br>6. HOST CONTROLLER..............................................................................................87<br>6.1 Introduction........................................................................................................87<br>6.2 USB States.........................................................................................................87<br>6.2.1 UsbOperational.........................................................................................................88<br>6.2.2 UsbReset..................................................................................................................89<br>6.2.3 UsbSuspend..............................................................................................................89<br>6.2.4 UsbResume...............................................................................................................89<br>6.3 Frame Management...........................................................................................90<br>6.3.1 Frame Timing............................................................................................................90<br>6.3.2 StartOfFrame (SOF) Token Generation.....................................................................91<br>6.3.3 HccaFrameNumber Update.......................................................................................91<br>6.4 List Processing..................................................................................................92<br>6.4.1 Priority.....................................................................................................................92<br>6.4.1.1 List Priority........................................................................................................93<br>6.4.1.1.1 Periodic Lists...............................................................................................93<br>6.4.1.1.2 Nonperiodic Lists........................................................................................93<br>6.4.1.2 Endpoint Descriptor Priority..............................................................................94<br>6.4.1.3 Transfer Descriptor Priority................................................................................95<br>6.4.2 List Service Flow......................................................................................................95<br>6.4.2.1 List Enabled Check............................................................................................95<br>6.4.2.2 Locating Endpoint Descriptors...........................................................................97<br>6.4.3 Endpoint Descriptor Processing................................................................................98<br>6.4.4 Transfer Descriptor Processing.................................................................................99<br>6.4.4.1 Isochronous Relative Frame Number Calculation................................................99<br>6.4.4.2 Packet Address and Size Calculation..................................................................99<br>6.4.4.3 Packet Transfer Time Check.............................................................................101<br>6.4.4.4 Largest Data Packet Counter Operation...........................................................102<br>6.4.4.5 Status Writeback..............................................................................................102<br>6.4.4.5.1 General Transfer Descriptor Status Writeback...........................................102<br>6.4.4.5.2 Isochronous Transfer Descriptor Status Writeback....................................103<br>6.4.4.6 Transfer Descriptor Retirement........................................................................103<br>6.4.5 Done Queue............................................................................................................104<br>6.4.5.1 Done Queue Interrupt Counter.........................................................................104<br>6.5 Interrupt Processing........................................................................................105<br>6.5.1 SchedulingOverrun Event........................................................................................105<br>6.5.2 WritebackDoneHead Event.....................................................................................106<br>6.5.3 StartOfFrame Event................................................................................................106<br>6.5.4 ResumeDetected Event...........................................................................................106<br>6.5.5 UnrecoverableError Event......................................................................................106<br>6.5.6 FrameNumberOverflow Event.................................................................................106<br>6.5.7 RootHubStatusChange Event..................................................................................107<br>6.5.8 OwnershipChange Event.........................................................................................107<br>ix<br><br>OpenHCI - Open Host Controller Interface Specification for USB<br>6.6 Root Hub..........................................................................................................107<br>7. OPERATIONAL REGISTERS.................................................................................108<br>7.1 The Control and Status Partition....................................................................109<br>7.1.1 HcRevision Register................................................................................................109<br>7.1.2 HcControl Register.................................................................................................109<br>7.1.3 HcCommandStatus Register....................................................................................112<br>7.1.4 HcInterruptStatus Register......................................................................................113<br>7.1.5 HcInterruptEnable Register....................................................................................115<br>7.1.6 HcInterruptDisable Register...................................................................................116<br>7.2 Memory Pointer Partition................................................................................117<br>7.2.1 HcHCCA Register...................................................................................................117<br>7.2.2 HcPeriodCurrentED Register.................................................................................117<br>7.2.3 HcControlHeadED Register...................................................................................118<br>7.2.4 HcControlCurrentED Register................................................................................118<br>7.2.5 HcBulkHeadED Register........................................................................................119<br>7.2.6 HcBulkCurrentED Register.....................................................................................119<br>7.2.7 HcDoneHead Register............................................................................................120<br>7.3 Frame Counter Partition..................................................................................120<br>7.3.1 HcFmInterval Register............................................................................................120<br>7.3.2 HcFmRemaining Register.......................................................................................121<br>7.3.3 HcFmNumber Register...........................................................................................122<br>7.3.4 HcPeriodicStart Register........................................................................................122<br>7.3.5 HcLSThreshold Register.........................................................................................123<br>7.4 Root Hub Partition...........................................................................................123<br>7.4.1 HcRhDescriptorA Register......................................................................................124<br>7.4.2 HcRhDescriptorB Register......................................................................................125<br>7.4.3 HcRhStatus Register...............................................................................................126<br>7.4.4 HcRhPortStatus[1:NDP] Register...........................................................................128<br>APPENDIX A—PCI INTERFACE................................................................................132<br>PCI CONFIGURATION...............................................................................................132<br>PCI Configuration Spaces for OpenHCI-compliant USB Host Controller.........133<br>COMMAND Register.......................................................................................................134<br>CLASS_CODE Register...................................................................................................134<br>BAR_OHCI Register........................................................................................................135<br>x<br><br>OpenHCI - Open Host Controller Interface Specification for USB<br>APPENDIX B—LEGACY SUPPORT INTERFACE SPECIFICATION........................136<br>OVERVIEW.................................................................................................................136<br>OPERATIONAL THEORY..........................................................................................137<br>Keyboard/Mouse Input..........................................................................................137<br>Keyboard Output...................................................................................................138<br>Emulation Interrupts..............................................................................................138<br>Mixed Environment.........................................................................................................139<br>Gate A20 Sequence.........................................................................................................139<br>SYSTEM REQUIREMENTS........................................................................................140<br>Host Controller Mapping.......................................................................................140<br>SMI Signaling.........................................................................................................141<br>Intercept Port 60h and 64h Accesses..................................................................141<br>Interrupts................................................................................................................141<br>Run-time Memory ..................................................................................................141<br>PROGRAMMING INTERFACE...................................................................................142<br>Modifications to existing registers......................................................................142<br>HcRevision Register........................................................................................................142<br>Legacy Support Registers....................................................................................142<br>HceInput Register............................................................................................................143<br>HceOutput Register.........................................................................................................143<br>HceStatus Register...........................................................................................................144<br>HceControl Register........................................................................................................145<br>IMPLEMENTATION NOTES.......................................................................................146<br>Emulation Interrupt Decode..................................................................................146<br>A20 Gate.................................................................................................................146
Mass Storage Class – Bulk-Only Transport
08-18
非常详细地描述了USB的BBB链接过程。是英文的，由Shakthi Kannan著，2007
主机控制器接口(Host Controller Interface): USB传输层
技术学习
10-05 283
蓝牙5.3: USB传输层
3.9 基于OHCI的USB主机 —— OHCI（设计思路）
landishu的专栏
03-22 415
原创作品，允许转载，转载时请务必以超链接形式标明文章 原始出处 、作者信息和本声明。否则将追究法律责任。http://lancelot.blog.51cto.com/393579/243412 在OHCI层，主要完成如下功能： l  通过控制端口读写数据（包含SETUP、DATA、STATUS等3个TD）； l  通过控制端口发送设置命令（没有DATA的TD）； l  通过批量端口读数
HCI （主机控制接口(Host Controller Interface)）
andywu24的专栏
10-16 2652
HCI，即主机控制接口，属于蓝牙协议栈的一部分。 主机控制接口属于蓝牙协议栈的一部分。 蓝牙规范包含了一个符合标准的接口定义（主机控制器接口），它适用于蓝牙通讯模块的硬件部分。此定义描述了位于HCI驱动程序（主机的一部分，也即蓝牙通讯模块的使用者）和主机控制器固件（蓝牙通讯模块本身的一部分）之间的接口。
USB设备的一些概念
04-21 1659
每个USB设备有一个或多个配置来控制其行为；每个配置中都含有一个或多个接口；设备的接口具有一个或多个端点，每个USB设备在主机看来就是一些端点的结合，提取一个端点的地址、缓冲区长度、数据传输方向、类别等信息，就把一个端点封装成一个管道，利用这个管道句柄就可以实现主机与一个内存缓冲区和设备多个端点之间的数据传输。 USB通信模型，它表明了端点和管道所扮演的角色。整个模型分为3级结构：在最低一
Host/Controller Interface (HCI)
yinghuihong的专栏
06-26 1344
•Reused from standard Bluetooth specification, with new additional commands for low energy-specific functions •Thin layer; doesn‟t perform any processing 轻层，不执行任何处理 •In a dual-chip solution (with se
USB Mass Storage大容量存储的基本知识
weixin_34392843的博客
06-13 2030
http://www.crifan.com/files/doc/docbook/usb_disk_driver/release/htmls/ch02_msc_basic.html USB Mass Storage Framework PC电脑和U盘之间的关系，以及物理上的组成，可以用下图表示  更深入的剖析，对于普通U盘的内部结构，则是一个USB物理接口， 加上对应的控制芯片（微控...
AT91RM9200 OHCI USB主机控制器详解：高效稳定实现与接口设计
本文档详细介绍了如何基于AT91RM9200这颗微处理器实现一个高效的、稳定的USB主机控制器。AT91RM9200是一款集成了USB Host Controller Interface (OHCI) 功能的单片机，它允许系统直接与USB设备进行通信，而无需额外...
评论
添加红包

请填写红包祝福语或标题

个

红包个数最小为10个

元

红包金额最低5元

当前余额3.43元 前往充值 >
需支付：10.00元
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包
实付元
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明：

1.余额是钱包充值的虚拟货币，按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载，可以购买VIP、付费专栏及课程。

余额充值