zedboard移植linux内核,在Zedboard上面使用xilinx发布的Linux内核与uboot

有好多人想把xilinx发布的Linux内核与uboot应用到Zedboard上,可是完全按照digilent发布的内核和uboot来系统又无法正常工作,下面我就简单说一下我做的步骤

一 编译内核

从xilinx的github下载内核源码以后,解压进入内核根目录

1. make xilinx_zynq_defconfig ARCH=arm

2. make ARCH=arm UIMAGE_LOADADDR=0x8000 uImage

等待编译完成,得到uImage,xilinx的uboot默认是load uImage

二 编译uboot

同样先下载uboot源码,解压

1. make zynq_zed_config

2. 如果使用的是sd卡ext4文件系统,修改include/configs/zynq_common.h 下面部分

"sdboot=if mmcinfo; then " \

"run uenvboot; " \

"echo Copying Linux from SD to RAM... && " \

"fatload mmc 0 0x3000000 ${kernel_image} && " \

"fatload mmc 0 0x2A00000 ${devicetree_image} && " \

"bootm 0x3000000 - 0x2A00000; " \

"fi\0" \

bootm 第一个参数是内核地址,第二个参数是ramdisk地址,第三个参数是devicetree地址,当使用sd卡ext4文件系统的时候,中间用 “-” 连接

如果使用的是ramdisk文件系统则需要生成uramdisk命令如下

mkimage -A arm -T ramdisk -C gzip -d ramdisk8M.img.gz uramdisk.image.gz

mkimage 工具可在uboot tools下面找到

3. make 生成uboot

三 设备树

使用的是Xilinx内核里面的Zynq_zed.dts

下面是可以正常使用的设备树

设备树中的内存大小要跟UBOOT保持一致

bootargs根据自己情况修改

/*

* Device Tree Generator version: 1.1

*

* (C) Copyright 2007-2013 Xilinx, Inc.

* (C) Copyright 2007-2013 Michal Simek

* (C) Copyright 2007-2012 PetaLogix Qld Pty Ltd

*

* Michal SIMEK

*

* CAUTION: This file is automatically generated by libgen.

* Version: Xilinx EDK 14.5 EDK_P.58f

*

*/

/dts-v1/;

/ {

#address-cells = <1>;

#size-cells = <1>;

compatible = "xlnx,zynq-7000";

model = "Xilinx Zynq";

aliases {

ethernet0 = &ps7_ethernet_0;

serial0 = &ps7_uart_1;

spi0 = &ps7_qspi_0;

} ;

chosen {

//bootargs = "console=ttyPS0,115200 root=/dev/ram rw earlyprintk";

bootargs = "console=ttyPS0,115200 root=/dev/mmcblk0p2 rw earlyprintk rootfstype=ext4";

linux,stdout-path = "/amba@0/serial@e0001000";

} ;

cpus {

#address-cells = <1>;

#cpus = <0x2>;

#size-cells = <0>;

ps7_cortexa9_0: cpu@0 {

bus-handle = ;

clock-latency = <1000>;

clocks = ;

compatible = "arm,cortex-a9";

device_type = "cpu";

interrupt-handle = ;

operating-points = <666667 1000000 333334 1000000 222223 1000000>;

reg = <0x0>;

} ;

ps7_cortexa9_1: cpu@1 {

bus-handle = ;

clocks = ;

compatible = "arm,cortex-a9";

device_type = "cpu";

interrupt-handle = ;

reg = <0x1>;

} ;

} ;

pmu {

compatible = "arm,cortex-a9-pmu";

interrupt-parent = ;

interrupts = <0 5 4>, <0 6 4>;

reg = <0xf8891000 0x1000>, <0xf8893000 0x1000>;

reg-names = "cpu0", "cpu1";

} ;

ps7_ddr_0: memory@0 {

device_type = "memory";

reg = <0x0 0x20000000>;

} ;

ps7_axi_interconnect_0: amba@0 {

#address-cells = <1>;

#size-cells = <1>;

compatible = "xlnx,ps7-axi-interconnect-1.00.a", "simple-bus";

ranges ;

ps7_afi_0: ps7-afi@f8008000 {

compatible = "xlnx,ps7-afi-1.00.a";

reg = <0xf8008000 0x1000>;

} ;

ps7_afi_1: ps7-afi@f8009000 {

compatible = "xlnx,ps7-afi-1.00.a";

reg = <0xf8009000 0x1000>;

} ;

ps7_afi_2: ps7-afi@f800a000 {

compatible = "xlnx,ps7-afi-1.00.a";

reg = <0xf800a000 0x1000>;

} ;

ps7_afi_3: ps7-afi@f800b000 {

compatible = "xlnx,ps7-afi-1.00.a";

reg = <0xf800b000 0x1000>;

} ;

ps7_ddrc_0: ps7-ddrc@f8006000 {

compatible = "xlnx,zynq-ddrc-1.0";

reg = <0xf8006000 0x1000>;

xlnx,has-ecc = <0x0>;

} ;

ps7_dev_cfg_0: ps7-dev-cfg@f8007000 {

clock-names = "ref_clk", "fclk0", "fclk1", "fclk2", "fclk3";

clocks = , , , , ;

compatible = "xlnx,zynq-devcfg-1.0";

interrupt-parent = ;

interrupts = <0 8 4>;

reg = <0xf8007000 0x100>;

} ;

ps7_dma_s: ps7-dma@f8003000 {

#dma-cells = <1>;

#dma-channels = <8>;

#dma-requests = <4>;

clock-names = "apb_pclk";

clocks = ;

compatible = "arm,primecell", "arm,pl330";

interrupt-names = "abort", "dma0", "dma1", "dma2", "dma3",

"dma4", "dma5", "dma6", "dma7";

interrupt-parent = ;

interrupts = <0 13 4>, <0 14 4>, <0 15 4>, <0 16 4>, <0 17 4>, <0 40 4>, <0 41 4>, <0 42 4>, <0 43 4>;

reg = <0xf8003000 0x1000>;

} ;

ps7_ethernet_0: ps7-ethernet@e000b000 {

#address-cells = <1>;

#size-cells = <0>;

clock-names = "ref_clk", "aper_clk";

clocks = , ;

compatible = "xlnx,ps7-ethernet-1.00.a";

interrupt-parent = ;

interrupts = <0 22 4>;

local-mac-address = [00 0a 35 00 00 00];

phy-handle = ;

phy-mode = "rgmii-id";

reg = <0xe000b000 0x1000>;

xlnx,eth-mode = <0x1>;

xlnx,has-mdio = <0x1>;

xlnx,ptp-enet-clock = <111111115>;

mdio {

#address-cells = <1>;

#size-cells = <0>;

phy0: phy@0 {

compatible = "marvell,88e1510";

device_type = "ethernet-phy";

reg = <0>;

} ;

} ;

} ;

ps7_globaltimer_0: ps7-globaltimer@f8f00200 {

clocks = ;

compatible = "arm,cortex-a9-global-timer";

interrupt-parent = ;

interrupts = <1 11 0x301>;

reg = <0xf8f00200 0x100>;

} ;

ps7_gpio_0: ps7-gpio@e000a000 {

#gpio-cells = <2>;

clocks = ;

compatible = "xlnx,zynq-gpio-1.0";

emio-gpio-width = <64>;

gpio-controller ;

gpio-mask-high = <0xc0000>;

gpio-mask-low = <0xfe81>;

interrupt-parent = ;

interrupts = <0 20 4>;

reg = <0xe000a000 0x1000>;

} ;

ps7_iop_bus_config_0: ps7-iop-bus-config@e0200000 {

compatible = "xlnx,ps7-iop-bus-config-1.00.a";

reg = <0xe0200000 0x1000>;

} ;

ps7_ocmc_0: ps7-ocmc@f800c000 {

compatible = "xlnx,zynq-ocmc-1.0";

interrupt-parent = ;

interrupts = <0 3 4>;

reg = <0xf800c000 0x1000>;

} ;

ps7_pl310_0: ps7-pl310@f8f02000 {

arm,data-latency = <3 2 2>;

arm,tag-latency = <2 2 2>;

cache-level = <2>;

cache-unified ;

compatible = "arm,pl310-cache";

interrupt-parent = ;

interrupts = <0 2 4>;

reg = <0xf8f02000 0x1000>;

} ;

ps7_qspi_0: ps7-qspi@e000d000 {

clock-names = "ref_clk", "pclk";

clocks = , ;

compatible = "xlnx,zynq-qspi-1.0";

interrupt-parent = ;

interrupts = <0 19 4>;

is-dual = <0>;

num-cs = <1>;

reg = <0xe000d000 0x1000>;

xlnx,fb-clk = <0x1>;

xlnx,qspi-mode = <0x0>;

#address-cells = <1>;

#size-cells = <0>;

flash@0 {

compatible = "n25q128";

reg = <0x0>;

spi-tx-bus-width = <1>;

spi-rx-bus-width = <4>;

spi-max-frequency = <50000000>;

#address-cells = <1>;

#size-cells = <1>;

partition@qspi-fsbl-uboot {

label = "qspi-fsbl-uboot";

reg = <0x0 0x100000>;

};

partition@qspi-linux {

label = "qspi-linux";

reg = <0x100000 0x500000>;

};

partition@qspi-device-tree {

label = "qspi-device-tree";

reg = <0x600000 0x20000>;

};

partition@qspi-rootfs {

label = "qspi-rootfs";

reg = <0x620000 0x5E0000>;

};

partition@qspi-bitstream {

label = "qspi-bitstream";

reg = <0xC00000 0x400000>;

};

};

} ;

ps7_qspi_linear_0: ps7-qspi-linear@fc000000 {

clock-names = "ref_clk", "aper_clk";

clocks = , ;

compatible = "xlnx,ps7-qspi-linear-1.00.a";

reg = <0xfc000000 0x1000000>;

} ;

ps7_scugic_0: ps7-scugic@f8f01000 {

#address-cells = <2>;

#interrupt-cells = <3>;

#size-cells = <1>;

compatible = "arm,cortex-a9-gic", "arm,gic";

interrupt-controller ;

num_cpus = <2>;

num_interrupts = <96>;

reg = <0xf8f01000 0x1000>, <0xf8f00100 0x100>;

} ;

ps7_scutimer_0: ps7-scutimer@f8f00600 {

clocks = ;

compatible = "arm,cortex-a9-twd-timer";

interrupt-parent = ;

interrupts = <1 13 0x301>;

reg = <0xf8f00600 0x20>;

} ;

ps7_scuwdt_0: ps7-scuwdt@f8f00620 {

clocks = ;

compatible = "xlnx,ps7-scuwdt-1.00.a";

device_type = "watchdog";

interrupt-parent = ;

interrupts = <1 14 0x301>;

reg = <0xf8f00620 0xe0>;

} ;

ps7_sd_0: ps7-sdio@e0100000 {

clock-frequency = <50000000>;

clock-names = "clk_xin", "clk_ahb";

clocks = , ;

compatible = "arasan,sdhci-8.9a";

interrupt-parent = ;

interrupts = <0 24 4>;

reg = <0xe0100000 0x1000>;

xlnx,has-cd = <0x1>;

xlnx,has-power = <0x0>;

xlnx,has-wp = <0x1>;

} ;

ps7_slcr_0: ps7-slcr@f8000000 {

#address-cells = <1>;

#size-cells = <1>;

compatible = "xlnx,zynq-slcr", "syscon";

ranges ;

reg = <0xf8000000 0x1000>;

clkc: clkc@100 {

#clock-cells = <1>;

clock-output-names = "armpll", "ddrpll", "iopll", "cpu_6or4x", "cpu_3or2x",

"cpu_2x", "cpu_1x", "ddr2x", "ddr3x", "dci",

"lqspi", "smc", "pcap", "gem0", "gem1",

"fclk0", "fclk1", "fclk2", "fclk3", "can0",

"can1", "sdio0", "sdio1", "uart0", "uart1",

"spi0", "spi1", "dma", "usb0_aper", "usb1_aper",

"gem0_aper", "gem1_aper", "sdio0_aper", "sdio1_aper", "spi0_aper",

"spi1_aper", "can0_aper", "can1_aper", "i2c0_aper", "i2c1_aper",

"uart0_aper", "uart1_aper", "gpio_aper", "lqspi_aper", "smc_aper",

"swdt", "dbg_trc", "dbg_apb";

compatible = "xlnx,ps7-clkc";

fclk-enable = <0xf>;

ps-clk-frequency = <33333333>;

reg = <0x100 0x100>;

} ;

} ;

ps7_ttc_0: ps7-ttc@f8001000 {

clocks = ;

compatible = "cdns,ttc";

interrupt-names = "ttc0", "ttc1", "ttc2";

interrupt-parent = ;

interrupts = <0 10 4>, <0 11 4>, <0 12 4>;

reg = <0xf8001000 0x1000>;

} ;

ps7_uart_1: serial@e0001000 {

clock-names = "uart_clk", "pclk";

clocks = , ;

compatible = "xlnx,xuartps", "cdns,uart-r1p8";

current-speed = <115200>;

device_type = "serial";

interrupt-parent = ;

interrupts = <0 50 4>;

port-number = <0>;

reg = <0xe0001000 0x1000>;

xlnx,has-modem = <0x0>;

} ;

ps7_usb_0: ps7-usb@e0002000 {

clocks = ;

compatible = "xlnx,ps7-usb-1.00.a", "xlnx,zynq-usb-1.00.a";

dr_mode = "host";

interrupt-parent = ;

interrupts = <0 21 4>;

phy_type = "ulpi";

reg = <0xe0002000 0x1000>;

} ;

ps7_xadc: ps7-xadc@f8007100 {

clocks = ;

compatible = "xlnx,zynq-xadc-1.00.a";

interrupt-parent = ;

interrupts = <0 7 4>;

reg = <0xf8007100 0x20>;

} ;

} ;

} ;

*博客内容为网友个人发布,仅代表博主个人观点,如有侵权请联系工作人员删除。

  • 0
    点赞
  • 0
    收藏
    觉得还不错? 一键收藏
  • 0
    评论
评论
添加红包

请填写红包祝福语或标题

红包个数最小为10个

红包金额最低5元

当前余额3.43前往充值 >
需支付:10.00
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包
实付
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明:

1.余额是钱包充值的虚拟货币,按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载,可以购买VIP、付费专栏及课程。

余额充值