weixin_51920203的博客

关于EP2的FPGA时钟分频为10hz时钟信号的模块 代码如下 为了方便展示先设置成四分频 library IEEE; USE IEEE.STD_LOGIC_1164.ALL; use ieee.std_logic_unsigned.all; ENTITY CLOCK IS PORT(CLK_IN:IN STD_LOGIC; CLK_OUT:OUT STD_LOGIC); END CLOCK; ARCHITECTURE A OF CLOCK IS SIGNAL TEMP:INTEGER ; SIGNA