【第22期】观点:IT 行业加班,到底有没有价值?

VHDL语法学习笔记

原创 2006年05月18日 15:36:00
1/
   port's direction:
<               in
>               out
>               inout
>               buffer
>               linkage      (no confirmed direction, can link with any direction's signal.)
2/
   data type:
>        there's 10 typies of a data.but always use this one:
>               bit  (can be '1' or '0') and this type often be declared in 'std_logic' and 'std_logic_vector'
>              
3/
    block  usage:
>       [blockname]:
>        block
>        begin
>               .......
>        end block [blockname];
[ftc=#F68E54]block is a structure of VHDL expressions in block are collateral,which are different from process [/ft]
4/
   subprogram
>      there are two kinds of subprogram: function and procedure.And their usage:
>            function [function name] (<argument list>) is
>               return  [data name] is
>               [declaring expressiong]
>            begin
>               [access expression];
>                return [variable name];
>            end [function name];
>       ---------------------------------------------------------
>            procedure [procedure name] (<arguement list>) is
>            begin
>                [access expression];
>            end [procedure name];
And something should be noted is  [ftc=#F68E54]Expressions in function and procedure are ordinal  accessed[/ft]
5/
   package usage:
>      package [package name] is
>          {construction expression];
>      end [package name];
>      package body [package name] is
>                [construction statement];
>      end body;
[B] So you see , package's usage somewhat like Entity,but a little different: there isn't an 'of' in before 'is'.[/B]
[ftc=#f68e54]package is used to list out signals,constant,datatype,component,function,procedure 's defintion.Which ate exprected to be used.[/ft]
6/
   configuration
>     configuration [configuration name] of [entity name] is
>           [construction statement];
>     end [configuration name];
>     configuration [configuration name] of [entity name] is
?         for [config architecture name]
>        end for;
>      end [configuration name];
[ftc=#F597e9]this configuration didn't include block and component.and use to link different level's entity structure.[/ft]
7/
   custom datatype
      a.type usage:
             1) type [typename] is [type construction] of [base datatype];
             2) type [typename] is (enumerate list];
8/
type [array name] is array ([area]) of data type;
type [array name] is array ([flag type] range<>);
    example: type bit_vector is array(natural range<>);
  variable var : bit_vector(0 to 1);
to_stdlogicvecter(a);    change a from bit_vector to std_logic_vector.
to_bitvector(a); change a fron std_logic_vector to bit_vector.
to_stdlogic(a);
to_bit(a);
[ftc=#f68e54]this four functions are includeed in std_logic_1164 package.[/ft]

9/
  wait.
            wait ;
                     wait on [signal list];
                     wait for [time];
                     wait until [condition expession];
10/
 loop
                     example:
                        l2: loop
                          a:=a+1;
                           exit l2 when a>10;
                           end loop l2;
 and it's meaning is obvious.
11/
 while loop
                            [ loop flag:] ehile <condition> loop
                                <ordinal statement>
                                   end loop [loop flag];
版权声明:本文为博主原创文章,未经博主允许不得转载。 举报

相关文章推荐

我的VHDL学习笔记(4)

q : bufferr integer rang 15 dwonto 0   -- 定义q为buffer类型的端口,此端口的数据类型为integer,此整数的取值范围是从15到0。注:1.intege...
  • jg24
  • jg24
  • 2005-12-11 05:08
  • 1573

HTML快乐学习笔记之基本语法

什么是HTML? 超文本标记语言。英文全称:HyperText Markup Language。HTML不是一种编程语言,而是一种标记语言。它帮助我们以我们需要的格式在网页上显示文字和图片。 如何编写HTML?只需要wndows自带的记事本编写即可。或者使用其他高亮文本编辑器,如:Notepad+...

程序员升职加薪指南!还缺一个“证”!

CSDN出品,立即查看!

我的VHDL学习笔记(3)

CASE语句,属于顺序语句,因此必须放在process中使用,用法如下:case expression iswhen choice => sequential_statements      --qu...
  • jg24
  • jg24
  • 2005-12-10 02:59
  • 1202

FPGA学习笔记4-VHDL

VHDL基础(veryhigh speed IC hardware description language)--超高速集成电路语言 -IEEE业界标准硬件描述语言(IEEE 1076) -用于仿真和综合的高级描述语言 术语 -HDL:硬件描述语言是软件编程语言,用于对硬件进行建模 -行为...

Kotlin 学习笔记(1)基本语法

关于 Kotlin 的安装,Android studio 3.0及以上自带,其他的可以通过搜索插件 Kotlin 来进行安装。下面来说说有关 Kotlin 的语法。以下是本人的学习笔记,入有任何不妥之...
收藏助手
不良信息举报
您举报文章:深度学习:神经网络中的前向传播和反向传播算法推导
举报原因:
原因补充:

(最多只允许输入30个字)