Logic BIST

逻辑BIST在关键应用中至关重要,可减少ATE测试成本。它包括在线与离线BIST两类,涉及测试模式生成、响应分析及特定设计规则。文章讨论了如何在多时钟域设计中测试故障,以及如何通过LFSR进行测试模式生成,同时阐述了输出响应分析的压缩技术,如计数测试和签名分析。
摘要由CSDN通过智能技术生成

Logic BIST is crucial for many applications, in particular for life-critical and mission-critical applications.

Logic BIST不需要在ATE上进行测试,减小了成本,但是电路本身是可能存在问题的,导致测试逻辑有问题而且增加了逻辑。

Basic concepts and design rules of logic BIST

Test pattern generation(exhaustive testing/pseudo-random testing/pseudo-exhaustive testing),

output response analysis(ones count testing/transition count testing/signature analysis)

logic bist architecture STUMPS

For stuck-at faults and bridging faults,how to test faults in a scan-based design containing multiple clock domain

For path-delay and transition delay, how to test

 

Design a logic bist system:test pattern generator, output response analyzer, logic BIST controller

Traditional test techniques that use ATPG software to target single faults for digital circuit testing have become quite expensive

And can no longer provide sufficiently high fault coverage.

Two general categories of bist techniques:

1)       online BIST, is performed when functional circuitry is in normal operational mode

concurrently:test is conducted during normal functional operation, generate interrupt for failures.

nonconcurrently:test is perfo

  • 0
    点赞
  • 4
    收藏
    觉得还不错? 一键收藏
  • 0
    评论
评论
添加红包

请填写红包祝福语或标题

红包个数最小为10个

红包金额最低5元

当前余额3.43前往充值 >
需支付:10.00
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包
实付
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明:

1.余额是钱包充值的虚拟货币,按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载,可以购买VIP、付费专栏及课程。

余额充值