PCIe bus Max_Read_Request_Size Max_Payload_Size

1) If the Max_Read_Request_Size of the RC is less than the EP, Now i have a transaction from EP to RC with the Max_Read_Request_Size equal to EP, what will happen?
2) In general ,how to design the value of the Max_Read_Request_Size and Max_Payload_Size between the EP and RC?

==============================================================

question 1: RC will response EP request will multiple TLP, each TLP length will not exceed max_payload_size;
question 2: normally the max_payload_size is 256B or 128B, (256 is better), max_read_request_size is much larger that max_payload_size, such as 2K/4K;

 

Please ref:
1, PCIe 3.0 spec;
2, baidu search: “PCIe Max Read Request Size”, “PCIe Max Payload Size”
http://www.xilinx.com/support/answers/36596.html
http://mt.sohu.com/20161110/n472770654.shtml
http://blog.sina.com.cn/s/blog_6472c4cc0102dse9.html
3, buy this book: http://item.jd.com/11346986.html <PCI Express体系结构导读>
4, read this blog: http://blog.sina.com.cn/sailingxr


评论
添加红包

请填写红包祝福语或标题

红包个数最小为10个

红包金额最低5元

当前余额3.43前往充值 >
需支付:10.00
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包
实付
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明:

1.余额是钱包充值的虚拟货币,按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载,可以购买VIP、付费专栏及课程。

余额充值