笨蛋大乌龟的博客

ethernet8023-2022

mipi csi cts 测试datasheet

questasim 安装包questasim 安装包questasim 安装包questasim 安装包questasim 安装包questasim 安装包questasim 安装包questasim 安装包questasim 安装包questasim 安装包

Makefile学习.pdf

ZYNQ SOC修炼秘籍很好用的教材，对新手友好的资源，取之于网络用之于网络

iserdese测试工程

时序约束相关知识和原理解释

手动安装package control 文件，官网下载速度太慢，这里共享给大家，手动添加文件到 install package 文件夹下即可

自己学习的资料，自己专用，放在网上随时查看，这样方便一点。

计算一个点击运算的matlab程序，用于自己学习，很久没碰matlab了，拿起来重新学习

matlab镜像.m文件，用于自己学习，很久没碰matlab了，拿出来复习一下。

uart串口上位机串口调试助手代码，包括tx模块，rx模块，波特率选择模块，串口调试助手发送数据到rx，rx将数据发送给tx。实现串口通信

The PYTHON 2000 and PYTHON 5000 image sensors utilize high sensitivity 4.8 m x 4.8 m pixels that support low noise “pipelined” and “triggered” global shutter readout modes. The sensors support correlated double sampling (CDS) readout, reducing noise and increasing dynamic range.

Designing with Low-Level Primitives Chapter 2. Primitive Reference Primitives ................................................................................................................................................ 2–1 ALT_INBUF ...................................................................................................................................... 2–1 ALT_OUTBUF .................................................................................................................................. 2–3 ALT_OUTBUF_TRI .......................................................................................................................... 2–6 ALT_IOBUF ....................................................................................................................................... 2–8 ALT_INBUF_DIFF ......................................................................................................................... 2–11 ALT_OUTBUF_DIFF ..................................................................................................................... 2–13 ALT_OUTBUF_TRI_DIFF ............................................................................................................. 2–14 ALT_IOBUF_DIFF .......................................................................................................................... 2–19 ALT_BIDIR_DIFF ........................................................................................................................... 2–22 ALT_BIDIR_BUF ............................................................................................................................ 2–25 LCELL .............................................................................................................................................. 2–27 DFF ................................................................................................................................................... 2–28 CARRY and CARRY_SUM ........................................................................................................... 2–29 CASCADE ....................................................................................................................................... 2–30 LUT_INPUT .................................................................................................................................... 2–31 LUT_OUTPUT ................................................................................................................................ 2–32

ZedBoard Zynq-7000 ARM FPGA进阶级处理器 全可编程逻辑智能互联开发系统 用户手册.pdf

THE DOCUMENTATION IS DISCLOSED TO YOU “AS-IS” WITH NO WARRANTY OF ANY KIND. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE DOCUMENTATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS. IN NO EVENT WILL XILINX BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES, INCLUDING ANY LOSS OF DATA OR LOST PROFITS, ARISING FROM YOUR USE OF THE DOCUMENTATION

Xilinx FPGA应用进阶 通用IP核详解和设计开发 Xilinx FPGA发展和应用 Xilinx FPGA时钟资源详述 black ram 核的功能简介和应用说明