http://elecrom.files.wordpress.com/2010/03/chipscope-pro-testing-hdl-design-on-fpga.pdf
One thing is different:
When selecting the source, it is said in the pdf file that the source is FDR which is for Verilog.
In VHDL, the source type should be FDE.