VHDL——74LS138译码器

最新推荐文章于 2023-09-20 09:30:13 发布

364.99°

最新推荐文章于 2023-09-20 09:30:13 发布

阅读量7.1k

点赞数 4

分类专栏： vhdl 文章标签： vhdl

本文链接：https://blog.csdn.net/m0_54355172/article/details/115742630

版权

vhdl 专栏收录该内容

30 篇文章 36 订阅

订阅专栏

1.功能描述

功能描述：该3-8译码器有六个输入端：S1,S2,S3为控制信号，a0,a1,a2为三个输入信号。一个输出端口y为八位总线，表示译码结果。

2.真值表

3.VHDL语言
3.1case语句

library ieee;
use ieee.std_logic_1164.all;

entity decode38 is
    port(a,b,c,g1,g2a,g2b : in std_logic;
	     y : out std_logic_vector(7 downto 0));
end decode38;

architecture rtl of decode38 is
signal indata : std_logic_vector(2 downto 0);
begin
    indata <= c&b&a;
process(indata,g1,g2a,g2b)
begin
    if(g1 = '1' and g2a = '0' and g2b = '0')then
	 case indata is
	 when "000" => y <= "11111110";
	 when "001" => y <= "11111101";
	 when "010" => y <= "11111011";
	 when "011" => y <= "11110111";
	 when "100" => y <= "11101111";
	 when "101" => y <= "11011111";
	 when "110" => y <= "10111111";
	 when "111" => y <= "01111111";
	 when others => y <= null;      --输入其他数据，y指向空
	 end case;
    else
	 y <= "11111111";
	 end if;
end process;
end rtl;

3.2if语句

library ieee;
use ieee.std_logic_1164.all;

entity decode38 is
    port(a,b,c,g1,g2a,g2b : in std_logic;
	     y : out std_logic_vector(7 downto 0));
end decode38;

architecture rtl of decode38 is
signal indata : std_logic_vector(2 downto 0);
begin
    indata <= c&b&a;
process(indata,g1,g2a,g2b)
begin
    if(g1 = '1' and g2a = '0' and g2b = '0')then
	   if(indata = "000") then y <= "11111110";
	   elsif(indata = "001") then y <= "11111101";
	   elsif(indata = "010") then y <= "11111011";
	   elsif(indata = "011") then y <= "11110111";
	   elsif(indata = "100") then y <= "11101111";
	   elsif(indata = "101") then y <= "11011111";
	   elsif(indata = "110") then y <= "10111111";
	   elsif(indata = "111") then y <= "01111111";
	   else
	   y <= null;
	   end if;
    else
	 y <= "11111111";
	 end if;
end process;
end rtl;